
EPC
®
-6320/21
Theory of Operation
H A R D W A R E
R E F E R E N C E
52
5
As such, an LPCI bus master cannot directly access the BPCI bus or vice-versa. Whereas
the LPCI bus interface always acts as the LPCI central resource bridge, the BPCI
interface is intended to be connected to a “backplane” bus such as a baseboard and
supports a peripheral bridge mode as well as a central resource bridging function.
The EPC-6320/21 connects to BPCI via the standard Jn1 and Jn2 PMC connectors and
is compliant with
Processor PMC standard, VITA 32-2002, Draft 0.9.,
and supports
these modes accordingly:
•
Monarch
: it is a main PCI bus processor module, performing PCI bus enumeration
after power-up, and handles interrupts. Neither the clock generator nor an arbiter
reside on the module.
•
Non-Monarch
: it does not perform PCI bus enumeration but may generate interrupts
on the module.
The Monarch signal defines a Processor PMC as a Monarch or non-Monarch. The next
table lists all EPC-6320/21 PCI devices.
1
The 82600 PCI Bridge appears differently, depending on whether the EPC-6320/21 operates as a
Monarch or as a non-Monarch.
2
There is a strong correlation between the IDSEL chosen and the interrupt assigned. To read or write
the configuration registers of a given device, a PCI configuration space access must be made with the
device’s corresponding IDSEL address bit set. For devices located on Bus 1, the IDSEL column is a
recommendation to the carrier designer of which PCI address/data line to connect.
Local PCI Bus (Bus 0)
The EPC-6320/21 implements a 3.3V, 32-bit primary PCI bus, which runs at 33 or 66 MHz
and has the RadiSys 82600 chipset as the central resource. The primary PCI bus has
one peripheral device connected to it, an Intel 82546GB dual gigabit Ethernet controller.
Note
A resistor strapping option exists to provide a clock to the carrier card through the optional Jn4
connector. This allows a carrier to implement a simple clock buffer to distribute the clocks to other
PCI devices on the carrier card.
Table 5-1. PCI Device Configuration
Peripheral
IDSEL
2
Bus
Device
Function
INT
Arbitration
RadiSys 82600 Chipset
AD 11
0
0
Internal
Local PCI bridge
0
0
Internal
EIDE
0
1
Internal
Intel 82546 Ethernet controller,
channel 1
AD13
0
2
0
A
Internal
Intel 82546 Ethernet controller,
channel 2
AD13
0
2
1
B
Internal
Backplane PCI bridge
1
(Monarch)
AD 12
1
1
0
Internal
Backplane PCI bridge
1
(non-Monarch)
Set by user on
the base card
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com