EPC-3307 Hardware Reference
46
Organization
Block diagram
The next figure shows the division and interconnection of EPC-3307 functions.
These are described below.
Features
CPU module
The EPC-3307’s design centers on an Intel BGA2 mobile processor which includes a
a 700MHz Intel Pentium III processor, 100 MHz Front Side Bus plus a 256kbyte
on-die cache.
The CPU bus frequency is 100MHz.
Figure 4-1. EPC-3307: block diagram
T8105
TSI
BIOS
ROM
IPMI
controller
PLD
Super I/O
GX
PIII
BGA2
Baseboard
memory
RadiSys
memory
connector
PCI bridge
21554
ENET2
82559
ENET1
82559
PIIX
PMC-A
J24
PMC-A
J14
PMC-A
J13
PMC-A
J11 / J12
PMC-B
J11 / J12
IDE conn
COM1 J3/FP
COM1 J3
MS/KB, J5
IDE-S, J5
USB1, 2 J3
IDE-P
J5 or FP
(build-time option)
J5
64-bit cPCI
J1/J1
ISA bus
Local PCI
Rear I/O, J3
Memory bus
Rear I/O, J5
CHI
H.110, J4
FSB
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com