5G Module Series
RM502Q-GL Hardware Design
RM502Q-GL_Hardware_Design 46 / 77
3.13. Configuration Pins
RM502Q-GL provides four configuration pins, which are defined as below.
Table 20: Definition of Configuration Pins
The following figure shows a reference circuit of these four pins.
Host
Module
CONFIG_0
CONFIG_1
CONFIG_2
CONFIG_3
GPIO
GPIO
GPIO
GPIO
21
69
75
1
VCC_IO_HOST
R1
10k
R2
10k
R3
10k
R4
10k
NM-0
Ω
NM-0
Ω
NM-0
Ω
0
Ω
Note:
The voltage level of VCC_IO_HOST depends on the host side and could be 1.8V or 3.3V.
Figure 29: Recommended Circuit of Configuration Pins
Table 21: Configuration Pins List of M.2 Specification
Pin No.
Pin Name
I/O
Power Domain
Description
21
CONFIG_0
DO
0
NC internally
69
CONFIG_1
DO
0
Connected to GND internally
75
CONFIG_2
DO
0
NC internally
1
CONFIG_3
DO
0
NC internally
Config_0
(Pin 21)
Config_1
(Pin 69)
Config_2
(Pin 75)
Config_3
(Pin 1)
Module Type and
Main Host Interface
Port
Configuration
NC
GND
NC
NC
Quectel defined
N/A