Getting More Involved
© PHYTEC Meßtechnik GmbH 2002 L-462e_2
43
To configure the Target:
•
Open the Project|Options for Target ‘phyCORE-ADuC812’ menu
and change the default settings to the correct values for the
phyCORE-ADuC812 as shown in the figure below. This includes
settings for the clock frequency of your phyCORE module, the
memory model and the off-chip memory.
•
The phyCORE-ADuC812 is populated with a 64 kByte linear
accessible SRAM device. This allows selection of the
Large: variables in XDATA memory model.
The evaluation version of the Keil tool chain automatically
relocates CODE to start address 0x4000
. The XDATA memory
can be configured in the range starting at 0x0000 with a maximum
size of 0xFC00. The memory range between 0xFC00 and 0xFFFF
is reserved for the address decoder registers and the I/O Chip
Select signals on the phyCORE-ADuC812. This address range
may not be used as XDATA memory.
6
:
Even if a lower start address is configured in the target code memory dialog, the linker will
automatically relocate the CODE sections to 0x4000 in the Keil
µ
Vision2 evaluation version.
