Main 4 Alviso-GMS DMI,LVDS
LVBG
DMI_TXN0
DMI_TXN1
SMRCOMPP
SMRCOMPN
SMXSLEW
SMYSLEW
LVREFH
LVREFL
DMI_TXP0
DMI_TXP1
DMI_RXN0
DMI_RXN1
DMI_RXP0
DMI_RXP1
DMI_RXN[0-1]
10"H3
LVCLK+
14"A4
TP15
R47
80.6
1%
SM_CS#2
7"D6
DREFSSCLK
9"J4
DMI_TXN[0-1]
10"H3
GND
LVCLK-
14"A4
GND
GND
SRCCLK_MCH#
9"J3
TP16
SM_CLK_DDR3
7"A4
R66
24.9
1%
DELAY_VRPWRGD
10"D5
VCCP
R54
150 1%
SM_CKE1
8"F4
VB18
FPVCCEN
14"A2
CRT_DDCDATA
14"F5
MEMREF
R65
255
1%
R50
2.2k
SM_CLK_DDR0
6"A3
CPU_THERMTRIP#
2"B2
SM_CS#0
8"F4
R53
10k
1%
LVD0-
14"A3
CRT_DDCCLK
14"F5
TP18
C1DB00001476
IC2
SDVOCTRL_DATA
H27
SDVOCTRL_CLK
G27
GCLKN
V23
GCLKP
W23
TVDAC_A
A17
TVDAC_B
C18
TVDAC_C
A19
TV_REFSET
J19
TV_IRTNA
B17
TV_IRTNB
B18
TV_IRTNC
B19
DDCCLK
J23
DDCDATA
J25
BLUE
D23
BLUE#
C23
GREEN
E22
GREEN#
D22
RED
F21
RED#
F22
VSYNC
G23
HSYNC
H22
REFSET
J21
LBKLT_CRTL
G26
LBKLT_EN
F26
LCTLA_CLK
D26
LCTLB_DATA
C26
LDDC_CLK
E25
LDDC_DATA
F25
LVDD_EN
H25
LIBG
F30
LVBG
G30
LVREFH
J29
LVREFL
H29
LACLKN
D27
LACLKP
C27
LADATAN0
F31
LADATAN1
D31
LADATAN2
D29
LADATAP0
E31
LADATAP1
D30
LADATAP2
C29
EXP_COMPI
P26
EXP_ICOMPO
L26
SDVO_TVCLKIN#
M28
SDVO_INT#
P28
SDVO_FLDSTALL#
U28
SDVO_TVCLKIN
L28
SDVO_INT
N28
SDVO_FLDSTALL
R28
SDVOB_RED#
M30
SDVOB_GREEN#
N26
SDVOB_BLUE#
P30
SDVOB_CLKN
U30
SDVOB_RED
L30
SDVOB_GREEN
M26
SDVOB_BLUE
N30
SDVOB_CLKP
R30
C61
0.1u
10V
GND
SM_CS#1
8"F4
DREFCLK#
9"J4
GND
SM_CKE0
8"F4
CRT_GREEN
14"F3
TP11
LVD1-
14"A3
R52
100
TP19
GND
SM_CS#3
7"A6
EXTTS#
24"G3
SM_ODT3
7"A6
CRT_BLUE
14"F3
LVD2-
14"A4
R55
150 1%
GND
TP12
SM_CLK_DDR#3
7"A4
R51
2.2k
BMBUSY#
10"E3
SM_ODT1
8"F4
GND
CRT_RED
14"F3
R58 1.5k
1%
LVD0+
14"A3
SM_CKE2
7"A4
SM_ODT2
7"D6
GMCH_BSEL0
9"C6
TP20
FPBACK
24"G2
LVD1+
14"A3
R63
39
VC15
SM_CLK_DDR#0
6"A3
GMCH_BSEL1
9"C7
SM_ODT0
8"F4
LVD2+
14"A4
CRT_VSYNC
14"H6
R56
150 1%
TP17
TP13
C1DB00001476
IC2
DMIRXN0
V24
DMIRXN1
W29
DMIRXP0
U24
DMIRXP1
V29
DMITXN0
V26
DMITXN1
W31
DMITXP0
U26
DMITXP1
V31
SM_CK0
AE31
SM_CK1
AF5
SM_CK3
AJ29
SM_CK4
AH5
SM_CK0#
AF31
SM_CK1#
AE5
SM_CK3#
AJ28
SM_CK4#
AJ5
SM_CKE0
AC23
SM_CKE1
AC25
SM_CKE2
AH21
SM_CKE3
AJ21
SM_CS0#
AD11
SM_CS1#
AG13
SM_CS2#
AL14
SM_CS3#
AH12
SM_OCDCOMP0
AB27
SM_OCDCOMP1
AE9
SM_ODT0
AF12
SM_ODT1
AG12
SM_ODT2
AK13
SM_ODT3
AJ12
SMRCOMPN
AD7
SMRCOMPP
AE7
SMVREF0
Y30
SMVREF1
AE1
SMXSLEWIN
Y24
SMXSLEWOUT
AA25
SMYSLEWIN
AC10
SMYSLEWOUT
AD10
DREF_SSCLKP
J31
DREF_SSCLKN
H31
DREF_CLKP
A21
DREF_CLKN
A22
RSTIN#
W25
PWROK
W27
THRMTRIP#
J18
EXT_TS0#
J27
BM_BUSY#
J26
CFG0
D15
CFG1
E17
CFG2
F15
CFG5
G17
CFG6
H17
RSVD1
W2
RSVD23
H19
RSVD24
F29
RSVD25
E27
SRCCLK_MCH
9"J3
SM_CLK_DDR#1
6"F3
DREFCLK
9"J5
VC25
CRT_HSYNC
14"H5
VC25
DMI_RXP[0-1]
10"H4
R48
80.6
1%
R57
2.2k
R49
10k
SM_CLK_DDR1
6"F3
TP14
DREFSSCLK#
9"J4
DMI_TXP[0-1]
10"H3
FPBLKPWM
14"B5
R64
39
SM_CKE3
7"D4
PLT_RST#
10"C5
GND
R145
1k
R148
1k
GMCH_BSEL0
F6
VCCP
GMCH_BSEL1
G4
1
3
5
7
2
4
6
8
B
D
F
H
J
L
A
C
E
G
I
K
Summary of Contents for CF-Y4 - Batt For
Page 2: ......
Page 4: ......
Page 5: ......
Page 6: ......
Page 98: ...Main Board Power SW Board Open SW Jack Board 1 3 5 7 2 4 6 8 B D F H J L A C E G I K ...