background image

NCN49597

http://onsemi.com

10

Transmitter External Parameters: Pin TX_OUT, ALC_IN, TX_ENB

To guarantee the transmitter external specifications the TX_CLK frequency must be 12 MHz 

±

 100 ppm.

Table 7. TRANSMITTER EXTERNAL PARAMETERS

Parameter

Test Conditions

Symbol

Min

Typ

Max

Unit

Maximum peak output level

f

TX_OUT

 = 23 – 75 kHz

f

TX_OUT

 = 95 kHz

Level control at max. output

V

TX_OUT

0.85
0.76

1.15
1.22

Vp

Second order harmonic distortion

f

TX_OUT

 = 95 kHz

Level control at max. output

HD2

54

dB

Third order harmonic distortion

f

TX_OUT

 = 95 kHz

Level control at max. output

HD3

53

dB

Frequency accuracy of the gener-

ated sine wave

(Notes 4 and 6)

Df

TX_OUT

30

Hz

Capacitive output load at pin

TX_OUT

(Note 4)

CL

TX_OUT

20

pF

Resistive output load at pin

TX_OUT

RL

TX_OUT

5

k

W

Turn off delay of TX_ENB output

(Note 5)

Td

TX_ENB

0.25

0.5

ms

Automatic level control attenuation

step

ALC

step

2.9

3.1

dB

Maximum attenuation

ALC

range

20.3

21.7

dB

Low threshold level on ALC_IN

VTL

ALC_IN

0.46

0.36

V

High threshold level on ALC_IN

VTH

ALC_IN

0.68

0.54

V

Input impedance of ALC_IN pin

R

ALC_IN

111

189

k

W

Power supply rejection ration of the

transmitter section

PSRR

TX_OUT

10

(Note 7)

35

(Note 8)

dB

4. This parameter will not be tested in production.

5. This delay corresponds to the internal transmit path delay and will be defined during design.

6. Taking into account the resolution of the DDS and an accuracy of 100ppm of the crystal.

7. A sinusoidal signal of 10 kHz and 100 mVpp is injected between VDDA and VSSA. The digital AD converter generates an idle pattern. The

signal level at TX_OUT is measured to determine the parameter.

8. A sinusoidal signal of 50 Hz and 100 mVpp is injected between VDDA and VSSA. The digital AD converter generates an idle pattern. The

signal level at TX_OUT is measured to determine the parameter.

The LPF amplifier must have a frequency characteristic between the limits listed below. The absolute output level

depends on the operating condition. In production the measurement will be done for relative output levels where the 0 dB
reference value is measured at 50 kHz with a signal amplitude of 100 mV.

Table 8. TRANSMITTER FREQUENCY CHARACTERISTICS

Frequency (kHz)

Attenuation

Unit

Min

Max

10

0.5

0.5

dB

95

1.3

0.5

dB

130

4.5

2.0

dB

165

3.0

dB

330

18.0

dB

660

36.0

dB

1000

50

dB

2000

50

dB

Summary of Contents for NCN49597

Page 1: ...ble Carrier Frequencies in CENELEC A Band from 9 to 95 kHz B Band from 95 to 125 kHz in 10 Hz Steps Half Duplex Data Rate Selectable 300 600 1200 2400 4800 baud 50 Hz 360 720 1440 2880 5760 baud 60 Hz...

Page 2: ...it path a 3th order low pass filter build around the NCS5650 power operational amplifier suppresses the 2nd and 3rd harmonics to be in line with the CENELEC EN 50065 1 specification The filter compone...

Page 3: ...ng Symbol Min Max Unit ABSOLUTE MAXIMUM RATINGS SUPPLY Power Supply Pins VDD VDDA VSS VSSA Absolute max digital power supply VDD_ABSM VSS 0 3 3 9 V Absolute max analog power supply VDDA_ABSM VSSA 0 3...

Page 4: ...IS49597 1 2 3 4 5 6 7 8 9 10 11 12 13 26 25 24 23 22 21 20 19 18 17 16 15 14 39 38 37 36 35 34 33 32 31 30 29 28 27 40 41 42 43 44 45 46 47 48 49 50 51 52 NC REF_OUT NC RX_IN RX_OUT VSSA VDDA NC NC AL...

Page 5: ...In D Hardware Test enable internal pull down 37 TX_ENB Out D 5V Safe TX enable bar open drain 42 TX_OUT Out A Transmitter output 43 ALC_IN In A Automatic level control input 46 VDDA P 3 3V analog sup...

Page 6: ...In case of direct connection to the mains it is advised to use a series resistor of 1 MW in combination with two external clamp diodes in order to limit the current flowing through the internal prote...

Page 7: ...0 and BR1 are 5 V safe CRC CRC is a 5 V compliant open drain output An external pull up resistor defines the logic high level as illustrated in Figure 4 A typical value for this pull up resistance R i...

Page 8: ...OSCILLATOR Parameter Test Conditions Symbol Min Typ Max Unit Crystal frequency Note 1 fCLK 100 ppm 48 100 ppm MHz Duty cycle with quartz connected Note 1 40 60 Start up time Note 1 Tstartup 50 ms Load...

Page 9: ...0 4 V Lock range for 50 Hz Note 3 MAINS_FREQ 0 50 Hz Flock50Hz 45 55 Hz Lock range for 60 Hz Note 3 MAINS_FREQ 0 60 Hz Flock60Hz 54 66 Hz Lock time Note 3 MAINS_FREQ 0 50 Hz Tlock50Hz 15 s Lock time N...

Page 10: ...N pin RALC_IN 111 189 kW Power supply rejection ration of the transmitter section PSRRTX_OUT 10 Note 7 35 Note 8 dB 4 This parameter will not be tested in production 5 This delay corresponds to the in...

Page 11: ...lipping level at the output of the gain stage RX_OUT VCLIP_AGC_IN 1 15 1 65 Vp 9 Input at RX_IN no other external components 10 Characterization data only Not tested in production 11 A sinusoidal sign...

Page 12: ...mA VOL 0 4 V Digital Inputs BR0 BR1 Table 14 DIGITAL INPUTS BR0 BR1 Parameter Test Conditions Symbol Min Typ Max Unit Low input level VIL 0 2 VDD V High input level 0 to 3 V VIH 0 8 VDD V Input leaka...

Page 13: ...ndent at the two frequencies The frequency pairs supported by the NCN49597 are in the range of 9 150 kHz with a typical separation of 10 kHz The conditioning and conversion of the signal is performed...

Page 14: ...ter is a client to the data served by one or many slaves on the power line It collects data from and controls the slave devices A typical application is a concentrator system Slave or Server A Slave i...

Page 15: ...n Then the level of the signal is automatically adapted by an automatic gain control AGC block This operation maximizes the dynamic range of the incoming signal The signal is then converted to its dig...

Page 16: ...eceiving is in progress or if NCN49597 is waiting for synchronization or of it configures CRC indicates if the received frames are valid CRC OK TXD PRES is the output for either the transmitting data...

Page 17: ...ection to the mains it is advised to use a series resistor of 1 MW in combination with two external Schottky clamp diodes in order to limit the current flowing through the internal protection diodes F...

Page 18: ...rising edge crossings The PLL locks on the zero cross from negative to positive phase The bit rate is always an even multiple of the mains frequency so following combinations are possible Table 18 CH...

Page 19: ...ay tZCD e g opto coupler and for the 1 9 V positive threshold VIRZC_IN of the zero cross detector This is done by pre loading the PLL counter with a number value stored in register R_ZC_ADJUST 7 0 The...

Page 20: ...generate a number of timing signals used for the synchronization and interrupt generation The timing generation has a fixed repetition rate which corresponds to the length of a physical subframe see p...

Page 21: ...high frequency quantization noise and passed to the automatic level controller ALC block where the level of the transmitted signal can be adjusted The determination of the signal level is done throug...

Page 22: ...A goes to logic 1 at the next BIT_CLK PC20090610 1 TX_DATA TX_RXB tdTX_ENB BIT_CLK TX_ENB TX_OUT Figure 16 TX_ENB Timing DA Converter A digital to analog SD converter converts the sine wave digital wo...

Page 23: ...igure 17 a MFB topology of a 2nd order filter is illustrated ALC control ALC_IN Transmitter S FSK Modulator PC 20091216 1 ARM Interface Control TX_OUT LP Filter TX_EN TO TX POWER OUTPUT STAGE FROM LIN...

Page 24: ...fier REF_OUT is the analog output pin which provides the voltage reference 1 65 V used by the A D converter This pin must be decoupled from the analog ground by a 1 mF ceramic capacitance CDREF It is...

Page 25: ...asurement cycle at the rising edge of the CHIP_CLK and an update cycle starting at the next CHIP_CLK Low Noise Anti Aliasing Filter The receiver has a 3rd order continuous time low pass filter in the...

Page 26: ...tart of the Demodulating Process The synchro bit value can be set using register SBV 2 0 Table 23 SYNCHRO BIT VALUE SBV 2 0 Bit Delay 000 0 CHIP_CLK 001 1 CHIP_CLK 010 2 CHIP_CLK 011 3 CHIP_CLK 100 4...

Page 27: ...L version V1 0 Linky PLC profile functional specification http www erdfdistribution fr medias Linky ERD F CPT Linky SPEC FONC CPL pdf 4 DLMS UA 1000 2 Ed 7 0 DLMS COSEM Architecture and Protocols http...

Page 28: ...application by customer s technical experts SCILLC does not convey any license under its patent rights nor the rights of others SCILLC products are not designed intended or authorized for use as comp...

Reviews: