
P5040/P5020 Reference Design Board User Guide, Rev. 0
68
Freescale Semiconductor
Programming Model
7.1.26
GPIO OUT (PX_GPIO_OUT)
The read-only GPIO_OUT register stores GPIO values—values written from the processor when GPIO
signals are used for testing purposes, and the corresponding register PX_GPIO_DIR bit = ‘0’.
Figure 47. GPIO OUT (PX_GPIO_OUT)
7.1.27
GPIO Input (PX_GPIO_IN)
The GPIO input register drives processor GPIO input values when GPIO signals are used for testing
purposes, and the corresponding PX_GPIO_DIR bit = ‘1’.
Figure 48. GPIO Input (PX_GPIO_IN)
7.2
EEPROM Data
SystemID EEPROM stores important P5040/P5020RDB system data such as the board ID, errata (as
shipped), manufacturing date, and Ethernet MAC address.
0
1
2
3
4
5
6
7
R
GPIO_OUT(0) GPIO_OUT(1) GPIO_OUT(2) GPIO_OUT(3) GPIO_OUT(4) GPIO_OUT(5) GPIO_OUT(6) GPIO_OUT(7)
W
Reset
0
0
0
0
0
0
0
0
Offset
0x1C
Table 55. PX_GPIO_OUT Field Descriptions
1
1
When testing processor GPIO signals: reg_BRDCFG2[1] = ‘1’, reg_BRDCFG2[2] = ‘1’, and the corresponding
PX_GPIO_DIR bit = ‘0’.
Bits
Name
Description
0-7
GPIO_OUT(0-7)
Stores processor-written GPIO(0-7) value.
0
1
2
3
4
5
6
7
R
GPIO_IN(0)
GPIO_IN(1)
GPIO_IN(2)
GPIO_IN(3)
GPIO_IN(4)
GPIO_IN(5)
GPIO_IN(6)
GPIO_IN(7)
W
Reset
0
0
0
0
0
0
0
0
Offset
0x1D
Table 56. PX_GPIO_IN Field Descriptions
1
1
When testing processor GPIO signals: reg_BRDCFG2[1] = ‘1’, reg_BRDCFG2[2] = ‘1’, and the corresponding
PX_GPIO_DIR bit = ‘1’.
Bits
Name
Description
0-7
GPIO_IN(0-7)
Processor input value: GPIO(0-7)