background image

7.0 Hardware Schematic

Fi

gu

re

 2

. A

D

C

12

xS

xx

/ A

D

C

10

xS

xx

/ A

D

C

08

xS

xx

E

va

lu

at

io

B

oa

rd

 S

ch

em

at

ic

+5

p5

V

A

IN

1

JP

3

IN

2_

SE

L

1 3 5

2 4 6

+ + +

+ + +

R

14 5.1

K

C

1

0.

1u

F

E

E

P

R

O

M

_P

ow

er

TP

2

A

D

C

_C

S

#

1

LA

1

Lo

gi

A

na

ly

ze

r H

ea

de

r

1

2

3

4

5

6

7

8

9

10

D

1

1N

40

01

C

16

0.

1u

F

U

2

M

S

O

P

10

-2

1

2

3

6

5

7

4

8

9

10

C

S

#

VA

GN

D

A

IN

1

A

IN

2

VD

N

/C

D

IN

D

O

U

T

S

C

LK

A

D

C

_D

IN

C

9

0.

1

uF

E

X

T

C

5

10

uF

, 6

.3

V

U

1

LM

40

41

D

IZ

-1

.2

3

2

TP

G

3

G

N

D

1

TP

6

In

p

ut

_1

1

C

14

0.

1u

F

C

8

0.

1

uF

A

D

C

_D

O

U

T

TP

3

A

D

C

_D

IN

1

C

15

10

uF

, 6

.3

V

P1

P

O

W

E

R

_I

N

1 2

+5

V

E

E

P

R

O

M

_S

C

L

A

D

C

_S

C

LK

R

18

5.

1K

V

R

1

1k

EE

PR

OM

_P

ow

er

A

IN

2

C

11

0.

1

uF

R

8

no

t u

se

d

JP

4

IN

2_

C

H_

S

E

L

1

2

3

4

5

6

7

8

R

11

10

0

AD

C_C

Sb

L1

10

0

uH

C

ho

ke

C

7

1u

F

U

4

M

S

O

P

10

-1

1

2

3

7

6

5

4

8

9

10

C

S

#

VA

GN

D

A

IN

1

A

IN

2

A

IN

3

A

IN

4

D

IN

D

O

U

T

S

C

LK

AD

C_D

IN

D

2

1N

41

48

R

13

10

0

R

12

10

0

R

9

10

0

A

D

C

_S

C

LK

A

IN

4

R

4

0

C

2

68

uF

TP

1

+V

1

IN

P

U

T_

O

FF

S

E

T

A

D

C

_D

O

U

T

R

6

1k

B

N

C

2

IN

P

U

T_

2

1

2

TP

G

1

G

N

D

1

Y2 8 

M

H

O

S

C

 (S

M

T)

4

2

1

3

VD

D

GN

D

O

E

O

U

T

C

17 0.1

uF

R

10

10

0

TP

G

2

G

N

D

1

Q

2

2N

39

04

3

1

2

R

16

51

B

N

C

3

IN

P

U

T_

1

1

2

EE

PR

OM

_S

DA

Y1 8

 M

H

O

S

C

 (

TH

R

O

U

G

H

-H

O

LE

)

14

7

1

8

VD

D

GN

D

O

E

O

U

T

C

3

0.

1u

F

A

IN

1

AD

C_D

OU

T

SC

LK

_SE

ND

A

IN

2

SC

LK

_SE

ND

TP

7

In

p

ut

_2

1

C

4

0.

1

uF

+3

P

3V

EE

PR

OM

_S

CL

U

5

24

C

02

/S

O

8

1 2 3

4

5

6

7

8

A

0

A

1

A

2

GN

D

S

D

A

S

C

L

W

P

VC

C

A

D

C

_C

S

b

A

D

C

_S

C

LK

D

.C

. C

O

U

P

.

EE

PR

OM

_P

ow

er

A

IN

3

JP

6

H

E

A

D

E

R

 3

X

1

1 2 3

A

D

C

_S

C

LK

AD

C_S

CLK

C

19 10

uF

, 6

.3

V

JP

1

IN

1_

SE

L

1 3 5

2 4 6

+ + +

+ + +

JP

2

IN

2_

C

H_

S

EL

1

2

3

4

5

6

7

8

TP

G

4

G

N

D

1

C

12

10

uF

, 6

.3

V

A

IN

1

R

3

51

.1

C

18

0.

1

uF

L2

10

0

uH

C

ho

ke

A

D

C

_C

S

b

A

D

C

_D

IN

A

IN

4

A

.C

. C

O

U

P

.

TP

8

+5

.5

V

_I

N

1

IN

P

U

T2

A

D

C

_C

S

b

+5

p5

V

A

D

C

_D

IN

A

D

C

_D

O

U

T

D

.C

. C

O

U

P

.

TP

4

A

D

C

_D

O

U

T

1

B

N

C

1

IN

P

U

T_

1

1

2

+5

p5

V

A

IN

2

A

.C

. C

O

U

P

.

+5

V

A

IN

2

TP

5

A

D

C

_S

C

LK

1

A

D

C

_D

IN

JP

5

C

LK

_E

N

A

B

LE

1

2

IN

P

U

T1

A

IN

1

Q

1

2N

39

04

3

1

2

C

L

K

R

5

1.

8k

+1

p2

V

+5

p5

V

_I

N

C

13

0.

1u

F

A

D

C

_D

O

U

T

AD

C_S

CLK

C

10

0.

1

uF

U

3

M

S

O

P

8-

1

1

2

3

5

4

6

7

8

C

S

#

VA

GN

D

A

IN

1

A

IN

2

D

IN

D

O

U

T

S

C

LK

A

D

C

_C

S

b

J2

F

U

TU

R

E

B

U

S

_9

6

A1

B1

C1

D1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

B2

B3

B4

B5

B6

B7

B8

B9

B10

B11

B12

B13

B14

B15

B16

B17

B18

B19

B20

B21

B22

B23

B24

C2

C3

C4

C5

C6

C7

C8

C9

C10

C11

C12

C13

C14

C15

C16

C17

C18

C19

C20

C21

C22

C23

C24

D2

D3

D4

D5

D6

D7

D8

D9

D10

D11

D12

D13

D14

D15

D16

D17

D18

D19

D20

D21

D22

D23

D24

A1

B1

C1

D1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

B2

B3

B4

B5

B6

B7

B8

B9

B10

B11

B12

B13

B14

B15

B16

B17

B18

B19

B20

B21

B22

B23

B24

C2

C3

C4

C5

C6

C7

C8

C9

C10

C11

C12

C13

C14

C15

C16

C17

C18

C19

C20

C21

C22

C23

C24

D2

D3

D4

D5

D6

D7

D8

D9

D10

D11

D12

D13

D14

D15

D16

D17

D18

D19

D20

D21

D22

D23

D24

V

R

2

1k

R

2

51

.1

C

6

10

uF

, 6

.3

V

A

IN

3

R

7

1k

I

N

T

R

17

5.

1K

+V

E

E

P

R

O

M

_S

D

A

R

15 5.1

K

R

19

51

              

8

          

http://www.national.com

Summary of Contents for ADC082S021

Page 1: ...g to Digital Converters with Input Multiplexer ADC122S101 ADC102S101 ADC082S101 ADC122S051 ADC102S051 ADC082S051 ADC122S021 ADC102S021 ADC082S021 ADC124S101 ADC104S101 ADC084S101 ADC124S051 ADC104S051 ADC084S051 ADC124S021 ADC104S021 ADC084S021 2005 National Semiconductor Corporation 1 http www national com ...

Page 2: ...stalling and Using the ADCxx1S101 Evaluation Board 5 5 1 Software Installation 5 5 2 Setting up the ADCxx1S101 Evaluation Board 5 5 2 1 Board Set up 5 5 2 2 Quick Check of Analog Functions 5 5 2 3 Quick Check of Software and Computer Interface Operation 5 5 2 4 Getting Consistent Readings 6 5 2 5 Troubleshooting 6 6 0 Evaluation Board Specifications 6 7 0 Hardware Schematic 7 8 0 ADCxx1S101 Evalua...

Page 3: ...re also computes and displays dynamic performance in the form of SNR SINAD THD SFDR and ENOB 2 Connect a clean power supply to the terminals of connector P1 Adjust power supply to a voltage of 5 5V to 5 7V before connecting it to the board 3 Connect a voltmeter to TP1 and use VR1 to set the DUT analog supply voltage for the desired value between 2 7V and 5 0V 4 Set the jumper to short pins 1 and 2...

Page 4: ... both through an appropriate filter s These 50 Ohm inputs are intended to accept a low noise sine wave signal of peak to peak amplitude up to the power supply level To accurately evaluate the ADC dynamic performance the input test signal should be a single frequency passed through a high quality band pass filter as described in Section 5 0 VR2 is provided to allow adjustment of the input bias poin...

Page 5: ...nnect The evaluation board to a WaveVision4 Capture Board WAVEVSN BRD 4 0 Pin 1 of P1 5 5V to 5 7V at 50 mA Pin 2 of P1 Ground 2 Connect the desired jumper to JP1 JP2 JP3 and JP4 See Section 4 8 4 8 Analog Inputs 3 Connect power to the board per requirements of paragraph 4 7 The evaluation board input channel is composed of termination components and a user choice of a c or d c signal coupling to ...

Page 6: ...ld not be used for coherent sampling 9 With the mouse you may click on the magnifying glass then and drag top left to bottom right to select a portion of the displayed waveform for better examination 5 2 5 Troubleshooting Nothing happens when F1 is pressed Select Settings then Capture Board Settings and look at the top for Board Properties If you see No WaveVision hardware is present be sure that ...

Page 7: ... of TP1 Be sure that only one clock source oscillator at Y1 or signal at BNC3 is active on the board 6 0 Evaluation Board Specifications Board Size 3 1 x 3 8 8 0 cm x 9 6 cm Power Requirements 5 5V to 5 7 15 mA Clock Frequency Range 1 MHz to 20 MHz Analog Input Nominal Voltage Supply peak to peak Voltage Impedance 50 Ohms 7 http www national com ...

Page 8: ... COUP EEPROM_Power AIN3 JP6 HEADER 3X1 1 2 3 ADC_SCLK ADC_SCLK C19 10uF 6 3V JP1 IN1_SEL 1 3 5 2 4 6 JP2 IN2_CH_SEL 1 2 3 4 5 6 7 8 TPG4 GND 1 C12 10uF 6 3V AIN1 R3 51 1 C18 0 1 uF L2 100 uH Choke ADC_CSb ADC_DIN AIN4 A C COUP TP8 5 5V_IN 1 INPUT2 ADC_CSb 5p5V ADC_DIN ADC_DOUT D C COUP TP4 ADC_DOUT 1 BNC1 INPUT_1 1 2 5p5V AIN2 A C COUP 5V AIN2 TP5 ADC_SCLK 1 ADC_DIN JP5 CLK_ENABLE 1 2 INPUT1 AIN1 ...

Page 9: ... Block DigiKey ED1609 ND 15 2 Q1 Q2 MMBTN3904 SOT 23 Various 16 2 R2 R3 51 1 1 1 8 Watt Size 0603 17 1 R4 0 Size 0603 18 1 R5 1 8k 5 1 10 W Size 0603 19 2 R6 R7 1k 5 1 10 W Size 0603 20 2 VR1 VR2 1k DigiKey 3386F 102 ND 21 0 R8 not used n a 22 5 R9 R10 R11 R12 R13 100 5 1 10 W Size 0603 23 4 R14 R15 R17 R18 5 11K 1 1 10 W Size 0603 24 2 R16 R19 51 5 1 8 W Size 0603 25 1 TP1 TP2 TP3 TP4 TP5 TP6 TP7...

Page 10: ...ound 8 Ground 10 Ground JP1 Input 1 Select Jumper Function none Input 1 not connected to DUT 1 2 Input 1 a c coupled 3 4 Input 1 path grounded 5 6 Input 1 d c coupled JP2 Input 1 Channel Select Jumper Function none Input 1 NOT connected to DUT 1 2 Input 1 connected to IN1 3 4 Input 1 connected to IN2 5 6 Input 1 connected to IN3 ADCxx4Sxx1 only 7 8 Input 1 connected to IN4 ADCxx4Sxx1 only JP3 Inpu...

Page 11: ...on the Evaluation Board Test Point Function TP 1 DUT supply voltage TP 2 ADC CSb TP 3 ADC DIN TP 4 ADC DOUT TP 5 SCLK TP 6 INPUT1 Signal input to DUT TP 7 INPUT2 Signal input to DUT TP 8 Board 5 5V Supply Input voltage TPG1 thru TPG4 Ground J10 FutureBus Connector Pin s Function A1 B1 A2 B2 5V from WaveVision4 Capture Board D2 ADC Serial Clock B3 EEPROM SDA Data C3 EEPROM SCL Clock D3 EEPROM Power...

Page 12: ... can be reasonably expected to result in a significant injury to the user 2 A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness National Semiconductor Corporation Americas Tel 1 800 272 9959 Fax 1 800 737 7018 Email support nsc ...

Page 13: ...for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parties have executed an agreement specifically governing such use Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications and acknowledge and agre...

Reviews: