NAGASAKI IPC
64
Bit 5: Direction control bit. When logic 1, the output buffers in the parallel port
are disabled allowing data driven from external sources to be read; when
logic 0, they work as a printer port. This bit is write-only.
Bit 4: A 1 in this position allows an interrupt to occur when ACK changes from low
state to high state.
Bit 3: A 1 in this bit position selects the printer.
Bit 2:
A 0 starts the printer (50 microseconds pulse, minimum).
Bit 1:
A 1 causes the printer to line-feed after a line is printed.
Bit 0:
A 0.5 microsecond minimum highly active pulse clocks data into the printer.
Valid data must be present for a minimum of 0.5 microseconds before and
after the strobe pulse.
Summary of Contents for PC104-688VL
Page 5: ...v Appendix 65 Dimension 65 PC104 688VL 錯誤 尚未定義書籤 FB4605 66 FB4641 66 ...
Page 6: ......
Page 8: ...NAGASAKI IPC 2 Layout ...
Page 24: ...NAGASAKI IPC 18 ...
Page 26: ...NAGASAKI IPC 20 ...
Page 50: ...NAGASAKI IPC 44 ...