NAGASAKI IPC
31
ADVANCED CHIPSET SETUP
This section describes the configuration of the board’s chipset features.
Configure SDRAM Timing by SPD
SPD represents Serial Presence Detect. It is an 8-bit, 2048 bits EEPROM, built on the
SDRAM for 100 MHz frequencies. If the installed SDRAM supports SPD function, select
SPD. If not, you can select based on other access time of the SDRAM.
Available Options:
Disabled, Enabled
Default setting:
Disabled
DRAM Frequency
This specifies the SDRAM memory clock frequency.
Available Options:
100MHz, 133MHz
Default setting:
100MHz
SDRAM CAS# Latency (SCLKs)
This field specifies the latency for the Synchronous DRAM system memory signals.
Available Options:
3, 2
Default setting:
3
Summary of Contents for PC104-688VL
Page 5: ...v Appendix 65 Dimension 65 PC104 688VL 錯誤 尚未定義書籤 FB4605 66 FB4641 66 ...
Page 6: ......
Page 8: ...NAGASAKI IPC 2 Layout ...
Page 24: ...NAGASAKI IPC 18 ...
Page 26: ...NAGASAKI IPC 20 ...
Page 50: ...NAGASAKI IPC 44 ...