![Mitsubishi Electric LC62 CHASSIS XL6500LU Service Manual Download Page 97](http://html.mh-extra.com/html/mitsubishi-electric/lc62-chassis-xl6500lu/lc62-chassis-xl6500lu_service-manual_240332097.webp)
- B3 -
DIGITAL1 PCB-MAIN
IC400,IC40,IC402,IC403 HYB25DC25660CE-5
IC440 PW288B-30L
IC44 MP593DN-LF-Z
Receivers
DQS
CK, CK
DLL
RAS
CAS
CK
CS
WE
CK
Control Logi
c
Column-Address
Counter/Latch
Mode
9
Command
Decode
A0-A2,
BA0, BA
CKE
5
I/O Gating
DM Mask Logic
Bank0
Memory
Array
(892 x 256 x 32)
Sense Amplifiers
Bank
Bank2
Bank3
3
8
2
2
Refresh Counter
6
6
6
Input
Register
32
32
2
32
clk
out
Data
Mask
Data
CK,
COL0
COL0
COL0
clk
in
MUX
DQS
Generator
6
6
6
6
6
32
DQ0-DQ5,
DM
LDQS, UDQS
2
Read Latch
Write
FIFO
&
Drivers
Column
Decoder
256
(x32)
Row-Address MUX
Registers
3
6384
Bank0
Row-Address Latch
& Decoder
892
Address Register
Drivers
Bank Control Logic
3
CK
5
+
40/385KHz
Oscillator
Slope
Compensation
.8V
Current
Comparator
8
Internal
Regulators
2
µA
2.285/2.495V
0.7V
7
Shutdown
Comparator
Lockout
Comparator
3
4
M2
M
6
.22V
5
Error Amplifier
gm= 800µA/Volt
IN
SS
EN
COMP
FB
GND
SW
BS
0.7V
Frequency
Foldback
Comparator
5V
CLK
S
R
Q
Q
Current
Sense
Amplifier
00K
ROM
Interface
Watchdog
& Timer
Video
Enhancement
Input Port
Sync Decoder
Auto Image Optimizer
OSD
Control and Generation
Keystone
Engine
GPIO
Frame Buffer
Memory Controller
DDR SDRAM
Image Management
Color Space Converter
Image Bfending
Display Timing
Generator
Display Port
Gamma CLTs,Color
Space Expander
VBI
Memory
Interface
Input Port 0
Sync Decoder
Auto Image Optimizer
VBI
Memory
Interface
Spread
Spectrum
PLL
Video
Enhancement
Frame Buffer Memory
Controller DDR SDRAM
External DDR
SDRAM
External DDR
SDRAM
MCKFBK,MCKFBKN,MCK,MCKN,MCKE,
MDM,MRAS,MCAS,MWE
MA(2:0),MD(3:0),
MDQS(3:0)
KCKFBK,KCKFBKN,
KCK,KCKN,KCKE,KDM,
KRAS,KCAS,KWE
KA(2:0),
KD(3:0),
KDQS(3:0)
PORTE(7:0)
PORTF(7:0)
PORTG(7:0)
DRGBE(35:0)
DRGBO(35:0)
DHS
DVS
DEN
DCLK
XO
XI
Scaler
Scaler
Deinterlacer
MCLK UCLK
Microprocessor Bus
EXTINT(:0)
IRRCVR(:0)
NMI CS(:0)
RxD/
TxD TDO
TMS
TCK
TCI
A(23:),D(5:0)
BHEN,RD,WR
ROMWE,
ROMOE
PORTA(7:0)
PORTB(7:0)
INLK
INPEN
INVS
INHS
INSOG
INVBI
INCST
INFLD
INCLP
INRGB(23:0)
IN0LK
IN0PEN
IN0VS
IN0HS
IN0SOG
IN0VBI
IN0CST
IN0FLD
IN0CLP
IN0RGB(47:0)
PORTC(7:0)
PORTD(7:0)
6-bit Turbo
Microprocessor
Interrupt
Controller
IR
Decoders
2-Wire
Serial
PWM
GPIO
JTAG
UART
Summary of Contents for LC62 CHASSIS XL6500LU
Page 22: ... 4 PCB LOCATION Fig 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 ...
Page 108: ... MEMO ...
Page 119: ...P XL 00LU XL 00U ...
Page 123: ...P XL 00LU XL 00U ...
Page 130: ...P 12 XL 00LU XL 00U ...