![LG CED-8042B Manual Download Page 15](http://html.mh-extra.com/html/lg/ced-8042b/ced-8042b_manual_207408015.webp)
38
Pin No.
Symbol
I/O
Description
41
DA08
O
1, 0
Outputs DA8 when PSSL=1, or GFS when PSSL=0.
42
DA07
O
1, 0
Outputs DA7 when PSSL=1, or RFCK when PSSL=0.
43
DV
DD
2
Digital Power supply
44
DA06
O
1, 0
Outputs DA6 when PSSL=1, or C2PO when PSSL=0.
45
DA05
O
1, 0
Outputs DA5 when PSSL=1, or XRAOF when PSSL=0.
46
DA04
O
1, 0
Outputs DA4 when PSSL=1, or MNT3 when PSSL=0.
47
DA03
O
1, 0
Outputs DA3 when PSSL=1, or MNT2 when PSSL=0.
48
DA02
O
1, 0
Outputs DA2 when PSSL=1, or MNT1 when PSSL=0.
49
DA01
O
1, 0
Outputs DA1 when PSSL=1, or MNT0 when PSSL=0.
50
DV
SS
2
Digital GND
51
XTSL
I
X'tal selection input
52
MCKO
O
1, 0
Clock output. Inverse output of XTLI
57
FSTIO
I/O
1, 0
Clock input/output for Digital servo
(2/3 frequency demultiplication input of XTLI)
58
C4M
O
1, 0
1/4 frequency demultiplication output of XTLI. Affected by vari-pitch
59
C16M
O
1, 0
16.9344MHz output. Subject to vari-pitch control.
60
DV
DD
3
Digital power supply
61
MD2
I
Digital-Out ON/OFF control. "H" for ON, "L" for OFF.
62
DOUT
O
1, 0
Digital-Out output.
63
MUTE
I
"H" for muting, "L" for release.
64
WFCK
O
1, 0
WFCK (Write Frame Clock) output
65
SCOR
O
1, 0
"H" when subcode Sync S0 or S1 is detected.
66
SBSO
O
1, 0
Serial output of Sub P to W
67
EXCK
I
Clock input for reading SBSO
68
SQSO
O
1, 0
Outputs 80-bit Sub Q and 16-bit PCM peak-level data.
69
SQCK
I
Clock input for reading SQSO
70
SCSY
I
Input of GRSCOR
71
XRST
I
System reset. "L" for resetting
74
XWO
I
Window open input for DAC synchronization. Generally, at "L" window open
75
RMUTO
O
1, 0
Audio DAC, zero detecting block for R channel
76
LMUTO
O
1, 0
Audio DAC, zero detecting block for L channel
77
DV
SS
3
Digital GND
78
AV
SS
4
Analog GND
79
PWMRN
O
1, Z, 0
PWM output for Audio DAC, R channel, Reverse phase
80
PWMRP
O
1, Z, 0
PWM output for Audio DAC, R channel