65
When disa bled, the chipset beha ves a s if it were the ea rlier
This item a llows you to select between two methods of DRAM error checking,
ECC and Parity (default).
This item a llows you to select between three
methods of memory error checking, Auto, Ena bled a nd Disa bled
When a single bit error is detected, the offending DRAM row ID is la tched . The
la tched Va lued is held until softwa re explicit clea rs the error sta tus fla g. You ca n
select Ena bled or Disa bled.
This item determines the size of the L2 ca chea bility:
64MB / 512MB .
This item a llows you to select between two method of chipset NA# a sserted
during CPU write cycles /CPU line fills, Ena bled a nd Disa bled.
Chipset Special
Features
DRAM ECC/PARITY
Select
Memory Parity / ECC
Check
Single Bit Error Report
L2 Cache Cacheable
Size
Chipset NA# Asserted
Summary of Contents for DP6NS
Page 5: ...5 Socket 8 Socket 8 JP9 1 1 JP11 JP4 1 JP7 JP23 Figure 2 Jumpers location...
Page 8: ...8 U SCSI Socket 8 Socket 8 U SCSI Socket 8 Socket 8 Socket 8 JP1 Socket 8 JP12...
Page 21: ...21 Socket 8 Socket 8 JP9 1 1 JP11 JP4 1 JP7 JP23 Figure 3 Jumpers for DP6NS...
Page 33: ...33 U SCSI Socket 8 Socket 8 USB SIDE USB Riser Card USB...
Page 87: ...87...
