![Infineon IDP2303 Design Manual Download Page 43](http://html1.mh-extra.com/html/infineon/idp2303/idp2303_design-manual_2055177043.webp)
Design guide IDP2303(A)
Tips on PCB layout
Application Note
43
Revision 2.0
2017-05-03
Figure 30
Spark gaps for lightning surge test
In addition, a ferrite bead (shown red in Figure 31) can be added between the bus track and the upper
resistor in the bus voltage divider.
Figure 31
Ferrite bead for lightning surge test
6.8
Other considerations
To avoid possible mutual interference, the HBFB and PFC ZCD signal related PCB traces shall not be close or
in parallel to the HV pin related PCB traces and LLC main current loop.
Any PCB track carrying a high current should be designed to be as short and wide as possible to reduce the
parasitic inductance. For example, the PCB track along PFC MOSFET source, the shunt resistor and PFC bulk
cap. GND shall be designed to be short and wide.
With a double layer PCB, assigning one layer as a GND plane will help to increase the power supply board’s
immunity to noise.