IBM Redbooks ServeRAID-MR10M, User Manual

Page: 43 / 88

ServeRAID-MR10M User’s Guide 3-1
Chapter 3
ServeRAID-MR10M
SAS/SATA Controller
Characteristics
This chapter describes the characteristics of the ServeRAID-MR10M
SAS/SATA Controller. It consists of the following sections:
•
Section 3.1, “ServeRAID-MR10M SAS/SATA Controller”
•
Section 3.2, “ServeRAID-MR10M SAS/SATA Controller
Characteristics”
•
Section 3.3, “Technical Specifications”
3.1 ServeRAID-MR10M SAS/SATA Controller
The ServeRAID-MR10M SAS/SATA Controller is a dual PHY, SAS
PCI Express adapter and is used in a system with a PCI Express slot
.
PCI Express goes beyond the PCI specification in that it is intended as
a unifying I/O architecture for various systems: desktops, workstations,
mobile, server,
communications, and embedded devices.
The ServeRAID-MR10M controller has one LSISAS1078 ROC (RAID-on-
chip) processor that controls eight external SAS/SATA ports through two
x4 SAS external connectors.
3.1.1 Board Layout and Connector Information
This subsection provides the board layout and connector information for
the ServeRAID-MR10M controller. The following subsections provide
graphics and connector information for the controller.
The ServeRAID-MR10M controller has eight external SAS/SATA
connectors.
Figure 3.1 displays the connectors on the controller, while
Table 3.1 describes them.
3-2 ServeRAID-MR10M SAS/SATA Controller Characteristics
Figure 3.1 Card Layout for the ServeRAID-MR10M RAID Controller
Table 3.1 ServeRAID-MR10R SAS/SATA Controller – Connectors
Connector Description Type Comments
J1 Battery Backup
connector
20-pin
connector
Provides the interface to the bat-
tery backup unit. The iBBU
connects directly to the ServeRAID-
MR10M controller.
J2 Universal
Asynchronous
Receiver/Transmitter
debugging
4-pin
connector
Reserved for IBM
®
use.
Note: This connector uses 3.3V
LVTTL levels and will be
damaged if connected to
standard transceiver levels.
J5 BIOS Disable 2-pin
connector
Reserved for IBM use.
J6 Board Default
Debug
2-pin
connector
Reserved for IBM use.
J7 Cache Write Pend-
ing LED
2-pin
connector
The connector for the enclosure
LED. It provides a signal that indi-
cates when the on-board cache
contains data and a write from the
cache to the drives is pend-ing.
Optional.
J13 Global Drive Activity
header
2-pin
connector
Indicates activity on the drives.
Operates at approximately 10mA at
3.3V.