IBM p5 550, Technical Overview And Introduction

Page: 44 / 110

30
IBM System p5 550 and 550Q Technical Overview and Introduction
򐂰 pmcycles -m
The pmcycles command (AIX 5L) uses the performance monitor cycle counter and the
processor real-time clock to measure the actual processor clock speed in MHz. The
following output is from a 4-core p5-550Q system running at 1.5 GHz with simultaneous
multithreading enabled:
Cpu 0 runs at 1498 MHz
Cpu 1 runs at 1498 MHz
Cpu 2 runs at 1498 MHz
Cpu 3 runs at 1498 MHz
2.3 Memory subsystem
The p5-550 or p5-550Q server offers pluggable DDR2 memory DIMMs. DDR2 DIMMs have a
double rate compared with DDR DIMMs (DDR DIMMs has double rate bits compared with
SDRM), which enables up to four times the performance of traditional SDRAM. Each installed
processor card provides eight slots for up to eight pluggable DDR2 DIMMs. The minimum
memory for a p5-550 or p5-550Q server is 1 GB (2 x 512 MB) and 64 GB is the maximum
installable memory option when two processor cards are installed. Figure 2-6 shows the
memory slot and location codes for a DCM or QCM card. All memory is accessed by two
Synchronous Memory Interface (SMI)-II chips that are located between memory and
processor. The SMI-II supports multiple data flow modes.
Figure 2-6 Memory placement for the DCM or QCM
Note: The pmcycles command is part of the bos.pmapi fileset. This component must be
installed before using the lslpp -l bos.pmapi command.
SMI-II
SMI-II
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
2x
8 B
@52
8
MH
z
J2A
J2B
J2C
J2D
J0D
J0C
J0B
J0A
First quad Second quad
SMI-II
SMI-II
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
2x
8 B
@52
8
MH
z
J2A
J2B
J2C
J2D
J0D
J0C
J0B
J0A
First quad Second quad
DCM (Dual-Core Module)
or
QCM (Quad-Core Module)
SMI-II
SM
I-
II
1
056
M
H
z
2x8
B
fo
r
re
a
d
2x2
B
fo
r
w
rit
e
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
4x8
B
@5
28
M
H
z
DCM (Dual-Core Module)
or
QCM (Quad-Core Module)
SMI-II
SM
I-
II
1
056
M
H
z
2x8
B
fo
r
re
a
d
2x2
B
fo
r
w
rit
e
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
DIMM CX JXX “Ax”
4x8
B
@5
28
M
H
z