© Copyright IBM Corp. 2006. All rights reserved.
25
Chapter 2.
Architecture and technical
overview
This chapter discusses the overall system architecture of the p5-550 or p5-550Q. Figure 2-1
details the DCM option. The differences of the QCM option are described in 2.2.1, “p5-550Q
quad-core module” on page 27. The bandwidths in this chapter are theoretical
maximums that are provided for reference. It is always recommended that you obtain
real-world performance measurements using production workloads.
Figure 2-1 The IBM System p5 550 architecture with 2.1 GHz DCM
2
PO
W
E
R
5+
co
re
2.
1 G
H
z
PO
W
E
R
5+
co
re
2.
1 G
H
z
1.9 MB
S
h
ar
ed
L2
ca
ch
e
L3
Ct
rl
Me
m
Ct
rl
36
MB
L
3 ca
ch
e
DCM
E
n
h
an
ced
d
ist
ri
b
u
ted
sw
it
ch
2
x16 B
@
1
.05 G
H
z
SMI-II
SMI-II
1056 MHz
2x8 B for read
2x8 B for write
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
2x8 B
@528 MHz
PO
W
E
R
5+
co
re
2.
1 G
H
z
PO
W
E
R
5
co
re
o
r
C
P
U
2.
1 G
H
z
1.9 MB
S
h
ar
ed
L2
ca
ch
e
L3
Ct
rl
Me
m
Ct
rl
DCM
E
n
h
an
ced
d
ist
ri
b
u
ted
sw
it
ch
SMI-II
SMI-II
1056 MHz
2x8 B for read
2x8 B for write
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
DI
M
M
C
X
J
X
X
“
A
x”
2x8 B
@528 MHz
Enhanced
I/O Controller
GX+
700
MHz
R
em
ote
I/
O
c
ar
d
R
em
ote
I/
O
c
ar
d
RIO-2 bus 2B (Diff’l)
Each direction @ 1GB/s
GX+ connection @ 700 MHz
Service Processor
Two SPCN ports
P1-T3 T4
System Ports
P1-T1 T2
HMC ports
P1-T5 T6
Rack Indicator Light
cable port P1-T13
CoD key card
buzz interface
USB ports
P1-T7 T8
Ethernet ports
P1-T9 T10
USB
32-bit
Dual 1GB
Ethernet
64-bit
P
C
I-
X
sl
ot
1
, 64
-b
it,
133
M
H
z,
3.
3 v
ol
ts
P
C
I-
X
sl
ot
2
, 64
-b
it,
133
M
H
z,
3.
3 v
ol
ts
P
C
I-
X
sl
ot
3
, 64
-b
it,
266
M
H
z,
3.
3 v
ol
ts
P
C
I-
X
sl
ot
4
, 64
-b
it,
133
M
H
z,
3.
3 v
ol
ts
P
C
I-
X
sl
ot
5
, 64
-b
it,
133
M
H
z,
3.
3 v
ol
ts
Long
Short
Short
Long
Long
PCI-X to PCI-X
bridge 0
133
MHz
33
MHz
PCI-X to PCI-X
bridge 3
IDE
controller
133 MHz 64-bit
Dual SCSI
Ultra320 64-bit
RAID enablement
card
4 pack disk drive backplane
4 pack disk drive backplane
Tape drive
P4-D1
Optional media backplane
Slim-line media device
Slim-line media device
Operator panel
P1-C1
C2
C3
C4
C5
P
2
-T
11
-L8-
L0
P
2
-T
11
-L5-
L0
P
2
-T
11
-L4-
L0
P
2
-T
11
-L3-
L0
P2
-D
1
P2
-D
2
P2
-D
3
P2
-D
4
P3
-D
1
P3
-D
2
P3
-D
3
P3
-D
4
P
3
-T
11
-L8-
L0
P
3
-T
11
-L5-
L0
P
3
-T
11
-L4-
L0
P
3
-T
11
-L3-
L0
2x4 B @
633 MHz
66 MHz
32-bit
36
MB
L
3 ca
ch
e
2
x16 B
@
1
.05 G
H
z
Summary of Contents for p5 550
Page 2: ......
Page 8: ...vi IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 14: ...xii IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 38: ...24 IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 90: ...76 IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 104: ...90 IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 108: ...94 IBM System p5 550 and 550Q Technical Overview and Introduction...
Page 109: ......