4
Revision 1.9
256M Double Data Rate Synchronous DRAM
A3S56D30ETP
A3S56D40ETP
PIN FUNCTION
CLK, /CLK
Input
Clock: CLK and /CLK are differential clock inputs. All address and control
input signals are sampled on the crossing of the positive edge of CLK and
negative edge of /CLK. Output (read) data is referenced to the crossings of
CLK and /CLK (both directions of crossing).
CKE
Input
Clock Enable: CKE controls internal clock. When CKE is low, internal clock
for the following cycle is ceased. CKE is also used to select auto / self refresh.
After self refresh mode is started, CKE becomes asynchronous input. Self refresh
is maintained as long as CKE is low.
/CS
Input
Chip Select: When /CS is high, any command means No Operation.
/RAS, /CAS, /WE
Input
Combination of /RAS, /CAS, /WE defines basic commands.
A0-12
Input
A0-12 specify the Row / Column Address in conjunction with BA0,1. The
Row Address is specified by A0-12. The Column Address is specified by
A0-9(x8) and A0-8(x16). A10 is also used to indicate precharge
option. When A10 is high at a read / write command, an auto precharge is
performed. When A10 is high at a precharge command, all banks are
precharged.
BA0,1
Input
DQ0-7 (x8),
DQ0-15 (x16),
Input / Output
DQS (x8)
Vdd, Vss
Power Supply
Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ
Power Supply
VddQ and VssQ are supplied to the Output Buffers only.
Bank Address: BA0,1 specifies one of four banks to which a command is
applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
Data Input/Output: Data bus
Data Strobe: Output with read data, input with write data. Edge-aligned
with read data, centered in write data. Used to capture write data.
For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS
correspond to the data on DQ8-DQ15
SYMBOL
TYPE
DESCRIPTION
DM (x8)
Input
Input Data Mask: DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH along with that input data
during a WRITE access. DM is sampled on both edges of DQS.
Although DM pins are input only, the DM loading matches the DQ
and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7;
UDM corresponds to the data on DQ8-DQ15.
Input / Output
Vref
Input
SSTL_2 reference voltage.
UDQS, LDQS (x16)
UDM, LDM (x16)
AVR3600
harman/kardon
158
Summary of Contents for AVR 2600
Page 5: ...AVR 3600 AVR 3600 AVR 3600 3 3 visit www harmankardon com AVR3600 harman kardon 5 ...
Page 28: ...AVR3600 harman kardon 28 ...
Page 29: ...AVR 3600 EXPLODED VIEW LARGER PARTS CHART NEXT PAGE AVR3600 harman kardon 29 ...
Page 30: ...AVR3600 harman kardon 30 ...
Page 33: ...AVR3600 harman kardon 33 ...
Page 34: ...AVR3600 harman kardon 34 ...
Page 35: ...AVR3600 harman kardon 35 ...
Page 36: ...AVR3600 harman kardon 36 ...
Page 37: ...AVR3600 harman kardon 37 ...
Page 38: ...AVR3600 harman kardon 38 ...
Page 39: ...AVR3600 harman kardon 39 ...
Page 88: ...AVR3600 harman kardon 88 ...
Page 106: ...AVR3600 harman kardon 106 ...
Page 124: ...AVR3600 harman kardon 124 ...
Page 125: ...AVR3600 harman kardon 125 ...
Page 126: ...AVR3600 harman kardon 126 ...
Page 127: ...AVR3600 harman kardon 127 ...
Page 150: ...AVR3600 harman kardon 150 ...
Page 151: ...AVR3600 harman kardon 151 ...
Page 152: ...AVR3600 harman kardon 152 ...
Page 153: ...AVR3600 harman kardon 153 ...
Page 154: ...AVR3600 harman kardon 154 ...
Page 155: ...AVR3600 harman kardon 155 ...
Page 177: ...AVR3600 harman kardon 177 ...
Page 178: ...AVR3600 harman kardon 178 ...
Page 179: ...AVR3600 harman kardon 179 ...
Page 180: ...AVR3600 harman kardon 180 ...
Page 181: ...AVR3600 harman kardon 181 ...
Page 184: ...AVR3600 harman kardon 184 ...
Page 186: ...AVR3600 harman kardon 186 ...
Page 187: ...AVR3600 harman kardon 187 ...
Page 188: ...AVR3600 harman kardon 188 ...
Page 189: ...AVR3600 harman kardon 189 ...
Page 193: ...AVR3600 harman kardon 193 ...
Page 194: ...AVR3600 harman kardon 194 ...
Page 210: ...AVR3600 harman kardon 210 ...