Interface
5-12
C141-E120-02EN
- Bit 5:
The Device Write Fault (DF) bit. This bit indicates that a device fault
(write fault) condition has been detected.
If a write fault is detected during command execution, this bit is
latched and retained until the device accepts the next command or
reset.
- Bit 4:
Device Seek Complete (DSC) bit. This bit indicates that the device
heads are positioned over a track.
In the IDD, this bit is always set to 1 after the spin-up control is
completed.
- Bit 3:
Data Request (DRQ) bit. This bit indicates that the device is ready to
transfer data of word unit or byte unit between the host system and the
device.
- Bit 2:
Always 0.
- Bit 1:
Always 0.
- Bit 0:
Error (ERR) bit. This bit indicates that an error was detected while the
previous command was being executed. The Error register indicates
the additional information of the cause for the error.
(10) Command register (X’1F7’)
The Command register contains a command code being sent to the device. After
this register is written, the command execution starts immediately.
Table 5.3 lists the executable commands and their command codes. This table
also lists the necessary parameters for each command which are written to certain
registers before the Command register is written.
Summary of Contents for MHN2100AT - Mobile 10 GB Hard Drive
Page 1: ...C141 E120 02EN MHN2300AT MHN2200AT MHN2150AT MHN2100AT DISK DRIVES PRODUCT MANUAL ...
Page 4: ...This page is intentionally left blank ...
Page 8: ...This page is intentionally left blank ...
Page 10: ...This page is intentionally left blank ...
Page 12: ...This page is intentionally left blank ...
Page 32: ...This page is intentionally left blank ...
Page 38: ...This page is intentionally left blank ...
Page 52: ...Installation Conditions 3 14 C141 E120 02EN Figure 3 16 Example 2 of Cable Select drive drive ...
Page 58: ...Theory of Device Operation 4 6 C141 E120 02EN Figure 4 3 Circuit Configuration ...
Page 76: ...This page is intentionally left blank ...
Page 174: ...Interface 5 98 C141 E120 02EN g d f f d e Figure 5 7 Normal DMA data transfer ...
Page 224: ...This page is intentionally left blank ...
Page 228: ...This page is intentionally left blank ...
Page 230: ...This page is intentionally left blank ...
Page 232: ...This page is intentionally left blank ...
Page 234: ...This page is intentionally left blank ...
Page 235: ......
Page 236: ......