Elan Digital Systems Ltd.
28
AD125 USER’S GUIDE
updates at a low rate. Due to the high overhead involved with
loading DAC codes, DAC update rates of a few Hz can be realised.
By setting the interrupt configuration of the FIFO run mode of the
card this interrupt can occur i) every sample ii) every quarter buffer
(i.e. every 4096/Fsample seconds) iii) every half buffer (i.e. every
8192/Fsample seconds). Remember that the FIFO still needs to be
emptied correctly for this to keep running even if you are only
interested in updating DACs (otherwise the FIFO will overflow).
