CHAPTER 6 - BIOS SETUP
78
PC-686 (CPCI)-LV User’s Manual
8 Bit I/O Recovery Time
The recovery time is the length of time, measured in CPU clocks, which the system
will delay after the completion of an input/output request. This delay takes place
because the CPU is operating so much faster than the input/output bus that the CPU
must be delayed to allow for the completion of the I/O.
This item allows you to determine the recovery time allowed for 8 bit I/O.
Choices are from N/A, 1 to 8 CPU clocks.
16 Bit I/O Recovery Time
This item allows you to determine the recovery time allowed for 16 bit I/O.
Choices are from N/A, 1 to 4 CPU clocks.
Memory Hole At 15M-16M
In order to improve performance, certain space in memory can be reserved for ISA
board. This memory must be mapped into the memory space below 16MB.
The Choice: Enabled: Memory hole supported, Disabled: Memory hole not supported.
Passive Release
When Enabled, CPU to PCI bus accesses is allowed during passive release.
Otherwise, the arbiter only accepts another PCI master access to local DRAM.
The choice: Enabled, Disabled.
Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions
cycles. Select
Enabled
to support compliance with PCI specification version 2.1.
The Choice: Enabled, Disabled.
Summary of Contents for PC-686CPCI-LV
Page 2: ......
Page 8: ...Table of Contents iv PC 686 CPCI LV User s Manual ...
Page 18: ...CHAPTER 1 Introduction 10 PC 686 CPCI LV User s Manual 1 7 Connector Jumper Location ...
Page 20: ...CHAPTER 1 Introduction 12 PC 686 CPCI LV User s Manual ...
Page 50: ...CHAPTER 3 Jumper Setting 42 PC 686 CPCI LV User s Manual ...
Page 72: ...CHAPTER 5 Software Utilities 64 PC 686 CPCI LV User s Manual ...
Page 117: ......
Page 118: ...A 46 427 LZS2451 021030 010606 ...