4
Cisco 10008 Router PRE4 Installation and Configuration Guide
OL-13840-01
Product Overview
•
800-MHz dual processor
•
Sixty-four PXF network processors arranged as 8 columns and 8 rows
•
512 MB packet buffer and 128 MB control memory with error-correcting code (ECC)
•
4 GB ECC-protected route processor (RP) memory
•
10 million packets per second (Mpps) forwarding performance through the PXF complex
•
5.6 Gbps backplane bandwidth for each full-height backplane slot
•
11.2 Gbps backplane bandwidth to each SPA interface processor (SIP)
•
Maximum transmission unit (MTU) support of 9216 bytes
•
An external CompactFlash slot (Disk0)
•
A 100/1000 Mbit Ethernet interface for communication between two redundant PRE4.
•
Full backward compatibility with all existing line cards supported on the Cisco 10008 router
•
Hierarchical Queueing Framework (HQF) that provides up to three levels of service granularity
By centralizing packet processing in the PRE4, the Cisco 10008 router architecture frees up space on
line cards, enabling high interface density, yet retaining the compact Network Equipment Business
Systems (NEBS) transmission equipment form factor.
Redundant PRE4
You can configure two PRE4 in a single chassis for redundancy. If the active PRE4 fails, the standby
PRE4 automatically takes over operation of the router. Because all the line cards are physically
connected to both the active and standby PRE4, the failure of a single PRE4 does not require user
intervention.
If a failure occurs, all line cards automatically reset to the redundant PRE4. Startup and running
configurations of the standby PRE4 are synchronized with the active PRE4, ensuring the fastest possible
cut-over time if the active PRE4 fails.
PRE4 Front Panel
This section describes the PRE4 front panel shown in
.
Figure 2
PRE4 Front Panel
211327
PERFORMANCE ROUTING ENGINE
ALARMS
CISCO
10000
AC
TIVITY
LIN
K
CRITICAL
MAJOR MINOR
AC
O
S
LO
T 0
ST
ATUS
FA
IL
BITS
ETHERNET
AU
X
C
O
N
SO
LE
P/N
ESR-PRE4
1
3
7
8
9
2
10
6
12
11
5
4