Chassis Plans ATXP-875P, Technical Reference

Page: 44 / 87

Chapter 2: BIOS Configuration ATXP-875P – Technical Reference
34 Chassis Plans
Clear User Password
Select Clear User Password from the Security Setup menu and press <Enter>.
Clear New Password
[Ok] [Cancel]
appears. Type the password and press <Enter>. The screen does not display the characters entered. Retype the
password as prompted and press <Enter>. If the password confirmation is incorrect, an error message appears. The
password is stored in NVRAM after ezPORT completes.
Deleting a Password
If you forget the passwords you set up through ezPORT Setup, the only way you can reset the password is to erase
the system configuration information where the passwords are stored. System configuration data is stored in CMOS
RAM, a type of memory that consumes very little power. You can drain CMOS RAM power by removing the
battery or resetting CMOS information using the CMOS erase jumper.
Chipset Setup
Select the Chipset tab from the ezPORT setup screen to enter the Chipset BIOS Setup screen. You can select any of
the items in the left frame of the screen, such as CPU Configuration, to go to the sub menu for that item. You can
display a Chipset BIOS Setup option by highlighting it using the <Arrow> keys. All Chipset BIOS Setup options are
described in this section.
NORTH BRIDGE CONFIGURATION
North Bridge Chipset Configuration
You can use this screen to select options for the North Bridge Configuration. Use the up and down <Arrow> keys to
select an item. Use the <Plus> and <Minus> keys to change the value of the selected option.
DRAM Frequency
Set this value to force a specific DRAM frequency (266 MHz, 333 MHz or 400 MHz) or to allow the setting to be
based on the SPD information (Auto). The Optimal and Fail-Safe default setting is
Auto .
Configure DRAM timing by SPD
Set this value to select how the DRAM timing parameters will be set. The Optimal and Fail-Safe default setting is
Enabled .
Enabled This setting will enable the SPD information to be used as the source to DRAM timing settings. This is the
default setting. Disabled This setting will allow manual DRAM timing configuration.
DRAM CAS# Latency
DRAM RAS# Precharge
DRAM RAS# to CAS# Delay
DRAM Precharge Delay
DRAM Burst Length
DRAM Integrity Mode
Set this value to select the integrity mode. The Optimal and Fail-Safe default setting is Disabled .
Memory Hole
Set this value to select the memory hole. The Optimal and Fail-Safe default setting is Disabled .