background image

1

2

3

4

5

6

7

8

A

B

C

D

8

7

6

5

4

3

2

1

D

C

B

A

BVME4000/6000

Title

Issue

Dwg No.

Drawn By

Date

Sheet

6

of 8

7

BVM00228

BVM Ltd.
Hobb Lane.
Hedge End
Southampton
SO30 0GH
(01489) 780144

Approved

Size

A2

/VSFAIL

VD0
VD1
VD2
VD3
VD4
VD5
VD6
VD7

VD8
VD9
VD10
VD11
VD12
VD13
VD14
VD15

VA1

VA2

VA3

VA4

VA5

VA7

VA8

VA9

VA10

VA11

VA12

VA13

VA14

VA15

VA16

VA17

VA18

VA19

VA20

VA21

VA22

VA23

GND

GND

GND

GND

GND

GND

GND

GND

VCC

VCC

VCC

+12V

VA6

/VDS1
/VDS0
/VWE

/VDTACK

/VAS

/VIAK
/VIAKIN
/VIAKOUT

VAM4

VSYSCLK

/VBBSY

/VBG1IN
/VBG1OUT
/VBG2IN
/VBG2OUT
/VBG3IN
/VBG3OUT

/VBG0IN
/VBG0OUT

/VBR0
/VBR1
/VBR2
/VBR3

VAM0
VAM1
VAM2
VAM3

/VIRQ7
/VIRQ6
/VIRQ5
/VIRQ4
/VIRQ3
/VIRQ2
/VIRQ1

/VBERR
/VRESET
/VLWORD

VAM5

VCC
GND

GND
VCC

GND
VCC

VA24
VA25
VA26
VA27
VA28
VA29
VA30
VA31

VD16
VD17
VD18
VD19
VD20
VD21
VD22
VD23

VD24
VD25
VD26
VD27
VD28
VD29
VD30
VD31

GND

VA24
VA25
VA26
VA27
VA28
VA29
VA30
VA31

/SCD0

/SCD1

/SCD2

/SCD3

/SCD4

/SCD5

/SCD6

/SCD7

/SCDP

/SCATN

/SCBSY

/SCACK

/SCRST

/SMSG

/SCSEL

/SCREQ

/SCIO
/SCCD

MAU_CL-

MAU_TR-
MAU_RC-

+5VSB

/VIRQ7

/VIRQ1

/VIRQ2

/VIRQ3

/VIRQ4

/VIRQ5

/VIRQ6

/VBR0
/VBR1
/VBR2
/VBR3

/VBERR

/VRESET

VA1

VA2

VA3

/VBBSY

A24
A25
A26
A27
A28
A29
A30
A31

VCC
VCC

/VLWORD

VAM5

/VWE

VA16

VA17

VA18

VA19

VA20

VA21

VA22

VA23

VAM0
VAM1

VAM2

VAM3

VA15

VA14

VAM4

VA13

VA12

VA7

VA6

VA5
VA11

VA10
VA9
VA8

VA4

/VIAK

/VDS1

/VDS0

/VAS

A6

A5

A4

VMEAM0
VMEAM1

VMEAM2

VMEAM3

VMEAM5

A8

A9

A10

A11

A12

VMEAM4

VD0
VD1
VD2
VD3
VD4
VD5
VD6
VD7

VD8
VD9
VD10
VD11
VD12
VD13
VD14
VD15

D1
D2
D3
D4
D5
D6
D7

D8
D9
D10
D11
D12
D13
D14
D15

VD16
VD17
VD18
VD19
VD20
VD21
VD22
VD23

VD24
VD25
VD26
VD27
VD28
VD29
VD30
VD31

D0

D16
D17
D18
D19
D20
D21
D22
D23

D24
D25
D26
D27
D28
D29
D30
D31

D16
D17
D18
D19
D20
D21
D22
D23

D24
D25
D26
D27
D28
D29
D30
D31

VD0
VD1
VD2
VD3
VD4
VD5
VD6
VD7

VD8
VD9
VD10
VD11
VD12
VD13
VD14
VD15

A23
A22
A21
A20
A19
A18
A17
A16

A15

A14
A13

A7

VA31
VA30
VA29
VA28
VA27
VA26
VA25
VA24

VA23
VA22
VA21
VA20
VA19
VA18
VA17
VA16

VA15
VA14_I
VA13_I
VA12
VA11
VA10
VA9
VA8

VMEAM5
VMEAM4
VMEAM3

VMEAM1
VMEAM0

A31
A30
A29
A28
A27
A26
A25
A24

A23
A22
A21
A20
A19
A18
A17
A16

D7
D6
D5
D4
D3
D2
D1
D0

VMEMST

VMEMST

VMEMST

VMEMST

VMEMST

VMEMST

VMEMST

/VMEAS
/VMEDS1
/VMEDS0
/VMELWORD

/VMELWORD
/VMEDS0

/CPUWE

/VMESLV

/VMESLV

VCC

/VMESLV

VCC

VMEA3
VMEA2
VMEA1

/VMEDS1

/VMEAS

/VMEIAK

/VBBSYOUT

/VBROUT0
/VBROUT1
/VBROUT2
/VBROUT3

/VBBSYOUT

/VBBSY

/VBERR

GND

/LOEV
/CLLE

/LOEL
/CLLE

GND

GND

/LOEV
/CLLE

/LOEL
/CLLE

GND

/SOEV
/CSLE
GND
/SOEL
/CSLE
GND

/SOEV
/CSLE
GND
/SOEL
/CSLE
GND

/UOEV
/CULE
GND
/UOEL
/CULE
GND

/UOEV
/CULE
GND
/UOEL
/CULE
GND

/LOEV
/SOEV
/UOEV
/LLE
/SLE
/ULE
/LOEL
/SOEL
/UOEL

/VBR3
/VBR2
/VBR1
/VBR0

/VBG3IN
/VBG2IN
/VBG1IN
/VBG0IN

/VBG3OUT
/VBG2OUT
/VBG1OUT
/VBG0OUT

CPUCLK

/VINT7
/VINT6
/VINT5
/VINT4
/VINT3
/VINT2
/VINT1

/VINT7
/VINT6
/VINT5
/VINT4
/VINT3
/VINT2
/VINT1

/VMESLV

/CSVIAK

/IPCSMEM
/IPCSIOD

/LOCK
/LOCKE

SIZ1
SIZ0

/CPUWE

/CPUWE

/TS
/TA

/MEMOK

VCC
VCC

/VILVL2

/VILVL1

/VILVL0

/TBI

CS3
CS2
CS1
CS0

/BRVME
/BGVME
/BBSY

RQLVL1
RQLVL0

/TEA

/VSLVWE

/VSLVRQ

/VSLVRQ

VMEMST

/VMEINT

VCC

/Q_TIP

/VSLVIAK

CS3
CS2
CS1
CS0

/INVA1

/VRESET

/CPURST

/CPURST

/CPURST

/VMERST

/VRSTOUT

/VRSTOUT

/CPURST

/A16OK

/SYSCON
/RRS

/A16OK
/LOCDET

/VDTACK

/VDTKOUT

/VDTKOUT

/VDTACK

/VBROUT

/VBERROUT

/VBERROUT

/VMEIAK

A1
A0

VMEMST

TXDA
RTSA
DTRA

RXDA
CTSA
DCDA
RXCLKA

TXDB
RTSB
DTRB

RXDB
CTSB
DCDB
RXCLKB
GND

+12V

GND

GND

SCPWR

GND

GND

GND

GND

VCC

PDATA8

PDATA7

PDATA6

PDATA5

PDATA4

PDATA3

PDATA2

PDATA1

GND

/VRSTIN

/VRSTIN

SC0

SC1

/VMEBCLR

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC52

74ABT543

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC55

74ABT543

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC37

74ABT543

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC38

74ABT543

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC57

74ABT543

A0

3

A1

4

A2

5

A3

6

A4

7

A5

8

A6

9

A7

10

OEAB

13

LEAB

14

CEAB

11

OEBA

2

LEBA

1

CEBA

23

B0

22

B1

21

B2

20

B3

19

B4

18

B5

17

B6

16

B7

15

IC58

74ABT543

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC53

74F623

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC54

74F623

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC40

74F623

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC56

74F623

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC41

74F623

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC48

74F621

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC49

74F621

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

GBA

19

GAB

1

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

IC50

74F623

A

1

B

2

C

3

G1

6

G2A

4

G2B

5

Y0

15

Y1

14

Y2

13

Y3

12

Y4

11

Y5

10

Y6

9

Y7

7

IC62

74HCT138

CPUCLK

13

RESET

95

LOCK

60

LOCKE

46

SIZ1

25

SIZ0

24

A1

35

A0

26

TS

8

TA

10

TEA

11

CPUWE

96

TBI

94

TIP

44

CS3

38

CS2

37

CS1

36

CS0

97

CSVIAK

34

MEMOK

54

VSLVRQ

86

VSLVIAK

85

BRVME

93

BGVME

63

BBSY

33

A16OK

45

LOCDET

31

SYSCON

68

RRS

84

RQLVL1

23

RQLVL0

18

VMEMST

57

VAS

48

VDS1

50

VDS0

49

VLWORD

43

VDTKOUT

9

VDTKIN

58

VBERR

47

VBERROUT

32

LOEV

19

SOEV

20

UOEV

21

LLE

5

SLE

6

ULE

12

LOEL

100

SOEL

99

UOEL

98

INVA1

22

VMESLV

7

VBBSYIN

82

VBBSYOUT

81

VBCLR

83

VBROUT

70

VBRIN3

73

VBRIN2

72

VBRIN1

71

VBRIN0

59

VBGIN3

69

VBGIN2

76

VBGIN1

75

VBGIN0

74

VBGOUT3

61

VBGOUT2

62

VBGOUT1

55

VBGOUT0

56

TCK

28

TMS

27

TDI

3

TDO

78

TRST

77

ENABLE

53

IC11

MACH446-VMST

LA31

31

LA30

32

LA29

33

LA28

50

LA27

49

LA26

48

LA25

56

LA24

57

LA23

100

LA22

99

LA21

98

LA20

26

LA19

25

LA18

24

LA17

75

LA16

74

VMESLV

93

VMEMST

35

RESET

62

A16OK

8

VMEREQ

5

SC1

20

SC0

19

WSTB

13

D7

97

D6

96

D5

94

D4

95

D3

23

D2

22

D1

21

D0

18

ETHMST

34

VA31

38

VA30

54

VA29

43

VA28

44

VA27

45

VA26

46

VA25

47

VA24

58

VA23

88

VA22

87

VA21

86

VA20

85

VA19

84

VA18

83

VA17

82

VA16

81

VA15

73

VA14

72

VA13

71

VA12

68

VA11

63

VA10

61

VA09

60

VA08

59

VAM5

76

VAM4

70

VAM3

69

VAM1

55

VAM0

37

VIAK

36

CS3

10

CS2

7

CS1

9

CS0

11

IPCSMEM

12

IPCSIOD

6

TCK

28

TMS

27

TDI

3

TDO

78

TRST

77

ENABLE

53

TESTEN

4

IC12

MACH446-VSLV

1

2

LK4

/LOCKE

/LOCK

A1

A3
A4
A5
A6
A7
A8
A9

A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32

A2

P1A

B1

B3
B4
B5
B6
B7
B8
B9

B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32

B2

P1B

C1

C3
C4
C5
C6
C7
C8
C9

C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32

C2

P1C

A1

A3
A4
A5
A6
A7
A8
A9

A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32

A2

P2A

B1

B3
B4
B5
B6
B7
B8
B9

B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32

B2

P2B

C1

C3
C4
C5
C6
C7
C8
C9

C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32

C2

P2C

SIZ0

SIZ1

/TS
/TA

/TA
/TEA

/TBI

SC0

SC1

/ETHMST

1

2

LK3

/VMERST

SCLKOUTB

SCLKOUTA

-12V

/MEMOK

+5VSB

A[0..31]

D[0..31]

Vcc

R49
100K

CPUCLK

/CPURST

/Q_TIP

/SYSCON
/RRS

CS3
CS2
CS1
CS0

/IPCSMEM
/IPCSIOD

Vcc

R39

10K

/ETHMST

1

2

LK16

0R

1

2

LK17

0R

1

2

LK20

0R

VA13_I

VA14_I

/A16OK

/MEMOK

/TBI

/Q_TIP

A[0..31]

TCK
TMS
TDC

/TRST
/ENABLE

TDD

TCK
TMS
TDE

/TRST
/ENABLE

TDF

/CSVIAK

/BGVME

/VSLVIAK

/VSLVWE

/BRVME

/LOCDET

RQLVL1
RQLVL0

/INVA1

/VBROUT[0..3]

/VILVL2

/VILVL1

/VILVL0

/VMEINT

/VMESLV
VMEMST

VIRQ1

VIRQ2

VIRQ3

VIRQ4

VIRQ5

VIRQ6

VIRQ7

/VIAKIN
/VIAKOUT

/VMEDS0

VMEAM2

VMEAM1

VMEAM0

SCLKOUTA

SCLKOUTB

PDATA[1..8]

/PSTROBE
PBUSY

/PACKNOW

PDATA[1..8]

/ACFAIL

TXDA
RTSA

RXDA
CTSA

DTRA

DTRB

DCDA

DCDB

TXDB
RTSB

RXDB
CTSB

RXCLKA

RXCLKB

VMEA1

VMEA2

VMEA3

D[0..31]

/VMEIAK

VSYSCLK

/BBSY

-12V

+12V

10 December 1998

S J Bush

Vcc

R68
10K

1

2

3

IC35A

74F32

4

5

6

IC35B

74F32

8

9

10

IC35C

74F32

11

12

13

IC35D

74F32

CPUCLK

/LLE

/SLE

/ULE

/CULE

/CSLE

/CLLE

1

2

LK23

0R

TDE

TDF

/VMEBCLR

/VBCLR

/SYSCON_A

/SYSCON

Vcc

R44

10K

R55
10K

GND

1

2

3

IC1A
74ABT125

8

9

10

IC1C
74ABT125

1

2

LK22

LINK2

GND

/SYSCON

CLK16M

VSYSCLK

CLK16M

4

5

6

IC1B
74ABT125

/SYSCON

11

12

13

IC1D
74ABT125

Vcc

R67
10K

/SYSCON_A

/VBROUT

RQLVL1
RQLVL0

/VBROUT0
/VBROUT1
/VBROUT2
/VBROUT3

A

2

B

3

G

1

Y0

4

Y1

5

Y2

6

Y3

7

IC68A

74F139

A

14

B

13

G

15

Y0

12

Y1

11

Y2

10

Y3

9

IC68B

74F139

/VBROUT[0..3]

RQLVL1
RQLVL0

Vcc

R70

10K

/VMEAS

TDE

TDF

/VBCLR

1

2

LK24

0R

1

2

LK25

0R

VA14

VA13

No VME

VME

Fitted

Fitted

Not Fitted

Not Fitted

Vcc

R92

4K7

I0

1

I1

3

I2

5

I3

9

I4

11

I5

13

O0

2

O1

4

O2

6

O3

8

O4

10

O5

12

IC64

74F14

2

4

IC65

BU4S584

/VIRQ1

/VIRQ2

/VIRQ3

/VIRQ4

/VIRQ5

/VIRQ6

/VIRQ7

/CLKEN

GND

D12

RB751V-40

Summary of Contents for BVME4000

Page 1: ...p www bvmltd co uk Board Revision F Manual Revision I 21 February 2001 This material contains information of proprietary interest to BVM Ltd It has been supplied in confidence and the recipient by acc...

Page 2: ...This page is intentionally left blank...

Page 3: ...is provided as Copyright BVM Ltd is proprietary and confidential property of BVM Ltd and each single copy is given on the agreed understanding that it is licensed for use on product combinations supp...

Page 4: ...option Damage may result if users attempt to remove or fit memory modules incorrectly Do not fit remove the 68040 68060 device to from the BVME4000 6000 Special tools are required to fit and remove th...

Page 5: ...VMEbus Interrupt Handler 8 3 11 2 Internal Interrupts 8 3 11 3 VMEbus Interrupter 8 3 12 VMEbus System Controller Functions 9 3 13 Power Supply Monitor Watchdog 9 3 14 Local Bus Monitor 9 3 15 Config...

Page 6: ...rotection Fuses 24 7 Programming 25 7 1 Address Map 25 7 1 1 I O Address Map 26 7 2 Memory Module 26 7 3 VMEbus Master Access 27 7 3 1 A16 D16 D08EO 27 7 3 2 A16 D32 27 7 3 3 A24 D16 D08EO 27 7 3 4 A2...

Page 7: ...O A16 Accesses 46 7 10 4 Controlling The Window Size 46 7 10 5 Local Address Generation 46 7 10 6 Address Control Registers 47 7 10 6 1 A32VBA A32 VMEbus Base Address Register 47 7 10 6 2 A32MSK A32 V...

Page 8: ...Programmers Guide 60 A 5 DP8570A Data Sheet 60 A 6 Z85230 User s Manual 60 A 7 MC68230 Data Sheet 60 A 8 VMEbus Specification 60 A 9 RS422 485 Interface Module User s Manual 60 A 10 AM29F040 Data Book...

Page 9: ...ion Disable Location 16 Figure 13 LK18 19 CPU 5 3 3V Selection Location 16 Figure 14 LK21 SRAM Backup Selection Location 17 Figure 15 LK22 VMEbus System Controller Enable Location 17 Figure 16 Configu...

Page 10: ...viii This page is intentionally left blank...

Page 11: ...b SRAM Other versions of the BVME4000 are available to special order where any of the VMEbus I F ETHERNET SCSI IP I F may be omitted or 512Kb SRAM fitted Contact your supplier for details 1 3 BVME6000...

Page 12: ...2 1 Board Layout STATUS LEDs VMEbus P1 CONN ABORT RESET SERIAL CH B SERIAL CH A IP I O CONN CHEAPER PRINTER CONN NET LOW PROM HIGH PROM MEMORY MODULE INTERFACE 2 X 50 WAY VMEbus P2 CONN 68040 or 6806...

Page 13: ...6 bit IP Compatible Sites Double height 32 bit access supported Expansion Connector allowing 4 IP Compatible Site daughter board 8MHz 32MHz and proprietary high speed Source Synchronous Modes supporte...

Page 14: ...troller 50 way Direct Connector EPROM 2Mb 16 Bit Wide Serial Buffers 14 way Connector JP2 14 way Connector JP1 P2 Serial SRAM 512Kb 2Mb 32 Bit Wide Memory Module R T C 2 x Timers IP Interface IP A IP...

Page 15: ...M memory modules allowing use of memory modules which currently include 8 to 48Mbytes DRAM 5 3 3 3 access at 33MHz bus clock 16 to 512Mbytes DRAM 4 1 1 1 read 3 2 2 2 write at 25 33MHz bus clock 16Mby...

Page 16: ...he SCSI interface further minimising processor overhead The SCSI interface is connected to a dedicated 50 way connector and is also available via the P2 connector 3 8 Ethernet Interface An Ethernet In...

Page 17: ...hange Both schemes use FAIR requesting ensuring each master has an equal chance of obtaining the bus Digital bus busy filtering and arbitration interleaving is used to ensure premium arbitration perfo...

Page 18: ...PU 3 11 2 Internal Interrupts Internal CPU interrupts are generated from a variety of sources as detailed in the table below Source Level Type VMEIRQ7 1 IRQ7 1 Vectored ACFAIL 7 Auto ABORT 7 Auto 8570...

Page 19: ...sor watchdog capability controlled via the Board Control Register If enabled the processor will be reset if the software fails to maintain pulses to the watchdog circuit 3 14 Local Bus Monitor All bus...

Page 20: ...l cables to JP1 and or JP2 if not using the P2 connections 8 If using Cheapernet connect the Cheapernet BNC T connector to the BVME4000 6000 BNC connector or if using the optional 10BaseT connect the...

Page 21: ...0 1 L 1 2 LK13 IC 2 XM1 INTERRUPT CONTROLLER INDUSTRY PACK LK21 LK22 3V 5V ABORT RESET CHEAPERNET CONFIG SWITCH IP B CONNECTOR IP A CONNECTOR LEDS SERIAL B SERIAL A LK15 LK14 DISK POWER CONNECTOR LK2...

Page 22: ...nd are not available for user s 5 2 1 LK1 Abort Switch Enable Figure 4 LK1 Abort Switch Enable Location Fitting this link enables the ABORT switch to generate interrupts LK1 Function 1 2 Fitted ABORT...

Page 23: ...bus 1 2 Omitted NO VMEbus RESET from BVME4000 6000 5 2 4 LK4 VMEbus Reset In Enable Figure 7 LK4 VMEbus Reset In Enable Location This link allows the BVME4000 6000 to be reset from the VMEbus RESET si...

Page 24: ...MC68040 68060 CACHES ENABLED 5 2 6 LK6 Cheapernet Heart Beat Enable Figure 9 LK6 Cheapernet Heart Beat Enable Location This link allows the CHEAPERNET Heartbeat function to be enabled LK6 Function 1...

Page 25: ...elect Location These links selects the size of EPROM in the IC44 45 32 pin EPROM sockets A 27C512 28 pin EPROM should be fitted to the lower 28 pins of the socket pins 1 2 31 32 unused LK10 LK11 LK12...

Page 26: ...NO SCSI bus termination on BVME4000 6000 5 2 10 LK18 19 CPU 5 3 3V Selection Figure 13 LK18 19 CPU 5 3 3V Selection Location These are factory set links when a 68040 series CPU is fitted 5V is select...

Page 27: ...his link forces the BVME4000 6000 to be the VMEbus System Controller so the BVME4000 6000 performs as the VMEbus arbiter drives VMEbus SYSCLK and VMEbus BCLR The normal selection for this function is...

Page 28: ...t 0 in the BVME4000 6000 Configuration Switch Register refer to 7 11 2 Configuration Switch Register on page 49 5 3 Indicators 5 3 1 Green LED RUNNING The GREEN RUNNING LED indicates that the BVME4000...

Page 29: ...ce Module on page 60 section of this manual 6 2 JP3 Parallel Port Connections JP3 carries the parallel port signals and the layout is designed to connect directly to a standard 36 way connector as sho...

Page 30: ...piece If the BVME4000 6000 is to be removed from the network this is simply accomplished by disconnecting the BVME4000 6000 BNC connector JP4 from the T piece leaving the T piece connected to the cab...

Page 31: ...ed with many mass terminated connectors Each type of connector has its own intrinsic pin numbering system Systems integrators or users making their own cables must be certain which pin corresponds to...

Page 32: ...is is for factory use only to program the internal BVME4000 6000 logic devices Figure 23 JP8 JTAG Connector 6 8 J1 SCSI Connections J1 carries the SCSI interface signals The connector pinout allows a...

Page 33: ...ins The centre row Row b carries VMEbus 32 bit extension signals The other two rows carry BVME4000 6000 specific I O connections P2 Connection Row a Row c 1 TxDA RxDA 2 RTSA CTSA 3 DTRA DCDA 4 SCLKOUT...

Page 34: ...eir functions positions rating and type Location see below Function Rating Type LittleFuse F1 SCSI TERM PWR 1 5A ALF II 42901 5 F2 ETHERNET 9V 200mA ALF II 429 200 F3 J14 5V 2A ALF II 429002 F4 J14 12...

Page 35: ...8FFFFFF EPROM 16Mb 2Mb valid D16 non cached serial 4 5 F9000000 F9FFFFFF SRAM alternate 16Mb 2Mb valid D32 non cached serial 3 5 FA000000 FCFFFFFF Reserved 48Mb FD000000 FDFFFFFF VMEbus A24 D32 16Mb D...

Page 36: ...ules are available in various configurations DRAM SRAM FLASH and sizes and access speeds Refer to the relevant Memory Module documentation detailed in the Appendix A Data Sheet Manual References on pa...

Page 37: ...dress Modifier AM codes are generated CPU Supervisor Data Access 2D CPU User Data Access 29 7 3 2 A16 D32 Base Address FFEF0000 Size 64Kbyte Accesses to this area perform a Short I O access to VMEbus...

Page 38: ...he following Address Modifier AM codes are generated CPU Supervisor Program Access 0E Data Access 0D CPU User Program Access 0A Data Access 09 7 3 6 A32 D32 Base Address Immediately above the Memory M...

Page 39: ...fer to 7 10 VMEbus Slave Access Controller on page 45 for RAMLO setting 7 5 EPROM Base Address E8000000 or F8000000 Size 2Mbyte The BVME4000 6000 provides 2 x 32 Pin EPROM JEDEC compatible sockets tha...

Page 40: ...s for SCSI data transfers Note that the 53C710 is configured for Big Endian Mode This can affect addressing in fairly subtle ways For full programming details refer to the 53C710 documentation detaile...

Page 41: ...W DSA Data Structure Address FF000014 B R CTEST3 Chip Test 3 FF000015 B R CTEST2 Chip Test 2 FF000016 B R CTEST1 Chip Test 1 FF000017 B R W CTEST0 Chip Test 0 FF000018 B R W CTEST7 Chip Test 7 FF00001...

Page 42: ...erminators are active when LK13 is omitted When LK13 is fitted then the BVME4000 6000 terminators are completely disabled and provide no load to the SCSI bus The BVME4000 6000 drives TERMPWR and uses...

Page 43: ...er to the 82596CA documentation detailed in the A 3 82596CA on page 60 section of this manual Although the CPU and the 82596CA do not generally communicate directly there is a virtual register that th...

Page 44: ...ust be set up as follows Bit 6 Must be set INT Bit 5 Must be clear active high interrupt LOCK Bit 4 LOCKed cycles are supported on the BVME4000 6000 It is recommended that the LOCK function be enabled...

Page 45: ...see 7 8 4 1 VMEIRQ Enable Register on page 36 VMEbus ACFAIL 7 Auto vectored Where multiple sources are generating interrupts on the same level the acknowledge cycle is prioritised as follows Highest P...

Page 46: ...VIEN4 VIEN3 VIEN2 VIEN1 ACFEN FF200007 VMEIRQ Vector VEC7 VEC6 VEC5 VEC4 VEC3 VEC2 VEC1 0 VMEIRQ Level Rsrvd Rsrvd Rsrvd Rsrvd VLVL2 VLVL1 VLVL0 1 FF20000B LOCIRQ Enable Rsrvd Rsrvd Rsrvd Rsrvd Rsrvd...

Page 47: ...us Slave Operation After RESET this bit is CLEAR i e location monitor interrupts disabled This bit is used to clear the Location Monitor Interrupt during interrupt service routines The interrupt is cl...

Page 48: ...n be used to determine that the ACFAIL signal was the source of an Auto vector level 7 interrupt Bit 1 ETHERR Ethernet ERROR Interrupt This bit indicates that a 82596CA Ethernet Controller BUS ERROR h...

Page 49: ...ppendix D IP Expansion Interface Pinout on page 67 for details The BVME4000 6000 contains all the state machine and multiplexing logic thus minimising daughter board circuitry requirements The interfa...

Page 50: ...used to take the double size IP Thus A26 to A0 are used by the IP s or IP Interface for memory space decoding as shown below Address Range A 26 23 Size IP Selected IP A 22 A1 E0000000 E07FFFFF F00000...

Page 51: ...027F 0010 0 128 byte D16 IP C I O A6 A1 FF800280 FF8002FF 0010 1 128 byte D16 IP C ID A6 A1 FF800300 FF80037F 0011 0 128 byte D16 IP D I O A6 A1 FF800380 FF8003FF 0011 1 128 byte D16 IP D ID A6 A1 FF8...

Page 52: ...ry code written selects the corresponding interrupt level e g 101 selects level 5 When set to 000 no interrupt can be generated After RESET these bits are CLEAR i e interrupt generation disabled 7 9 6...

Page 53: ...AR IP B is clocked at 8MHz or CPU Clock divided by four depending on the setting of SYNCX bit of the IP SYNCB Clock Select Register When SET the IP expansion interface is clocked at 32MHz or CPU Clock...

Page 54: ...ck frequency or CPU clock divided by 4 again dependent on the CLKB bit After RESET this bit is CLEAR i e 8 32MHz clock selected Bit 0 SYNCA IP A SYNC Clock Select When CLEAR IP A is clocked at 8 or 32...

Page 55: ...00C80000 The address decoding for A24 and A32 accesses are separate from each other There are two decoders one for A24 and one for A32 They both work by comparing the most significant byte of the addr...

Page 56: ...A32 Address Space Window Size 00 64Kb 16Mb 01 128kb 32Mb 03 256kb 64Mb 07 512Kb 128Mb 0F 1024Kb 256Mb 1F 2048Kb 512Mb 3F 4096Kb 1024Mb 7F 8192Kb 2048Mb FF 16384Kb 4096Mb 7 10 5 Local Address Generatio...

Page 57: ...en the corresponding address line is ignored Thus the contents of this register control the size of the window decoded by the BVME4000 6000 refer to 7 10 4 Controlling The Window Size on page 46 for m...

Page 58: ...e accesses are snooped by the CPU so that the CPU will sink and source dirty data refer to Appendix B CPU Cache Coherency and Bus Snooping on page 62 for a discussion on snooping and cache coherency B...

Page 59: ...tion Switch Register 7 11 1 Configuration Switch Layout Figure 27 Configuration Switch Layout 7 11 2 Configuration Switch Register Address Register D7 D6 D5 D4 D3 D2 D1 D0 FF500003 CONFSW Rsrvd Rsrvd...

Page 60: ...ware Specific Considerations INTR pin Configuration The INTR pin is fed to the Interrupt Controller refer to 7 8 Interrupt Controller on page 35 for more details It must be programmed as an active low...

Page 61: ...t Mode Timer 1 Control FF90000F RAM Interrupt Control 0 Periodic Flag FF900013 RAM Interrupt Control 1 Interrupt Routing FF900017 RAM 1 100 Second Counter FF90001B RAM Seconds Clock Counter FF90001F R...

Page 62: ...8 bit wide transceiver ALL the bits must be programmed to be in the same direction all inputs or all outputs The direction programmed must match that of the transceiver set up via port C 7 13 3 Port...

Page 63: ...the EEPROM The bit sets the data to the EEPROM in output mode and reflects the data from the EEPROM in input mode For full programming details refer to the NM24C02 documentation detailed in the A 11 N...

Page 64: ...n is connected to the Interrupt Controller s PARIACK line Bit 5 PIRQ Parallel Port Interrupt Request This output drives the 68230 Parallel Interrupt input to the Interrupt Controller refer to 7 8 Inte...

Page 65: ...FA0000B Port A Data Direction Register R W Yes No FFA0000F Port B Data Direction Register R W Yes No FFA00013 Port C Data Direction Register R W Yes No FFA00017 Port Interrupt Vector Register R W Yes...

Page 66: ...lexer controlled by the SCLKA bit of the BOARD CONTROL REGISTER Refer to 7 13 Parallel Port Timer on page 52 for more details of this register The clock source can be selected between an onboard 7 372...

Page 67: ...nnel These are generally accessed as a two step procedure First the register to be accessed is written to the Control Register then the next access to the Control Register accesses the referenced Read...

Page 68: ...pin CPU PROM sockets 16 bit wide accept 512Kbit to 8Mbit EPROM s 4Mbit FLASH 90ns 25MHz bus 120ns 33MHz bus 512K 2Mbytes CMOS SRAM 32 bit wide battery backed up to 7 days or 2 5 years 32 bit wide memo...

Page 69: ...STEM CONTROLLER enable CPU cache inhibit Cheapernet Heartbeat enable Cheapernet Ethernet select PROM type SCSI Termination select SRAM backup source select PROGRAM VMEbus SYSTEM CONTROLLER functions V...

Page 70: ...r 296853 001 INTEL 82596CA HIGH PERFORMANCE 32 BIT LOCAL AREA NETWORK COPROCESSOR DATA SHEET July 1992 INTEL order number 290218 005 A 4 53C710 Data Manual Programmers Guide NCR53C710 53C710 1 SCSI I...

Page 71: ...391 A 13 MEM400 Memory Module User s Manual MEM400 16Mbytes DRAM 4 8 Mbytes FLASH MEMORY MODULE User s Manual BVM part number 454 61400 A 14 MEM480 Memory Module User s Guide MEM480 16 32 48Mbytes DRA...

Page 72: ...till present and can be used for this function although the strategy needs to be slightly different The 68040 s Transparent Translation Registers contain an address and mask field to allow definition...

Page 73: ...the processor may not know that data in it s internal caches is now invalid This problem can be approached in a number ways 1 Normally main system memory resides on the BVME4000 and the 68040 can use...

Page 74: ...for this function although the strategy needs to be slightly different The 68060 s Transparent Translation Registers contain an address and mask field to allow definition of an address range to be us...

Page 75: ...em memory resides on the BVME6000 and the 68060 can use bus snooping to monitor accesses to the memory by any of the other bus masters The bus snooping must be enabled by programming the relevant bus...

Page 76: ...27 GND Ground 27 D26 28 A4 28 MERR Module Error 28 D27 29 A3 29 N C No Connect 29 D28 30 A2 30 GND Ground 30 D29 31 A1 31 5VSB 5V Standby Power 31 D30 32 A0 32 12V 12 Volt Power 32 D31 NOTES This all...

Page 77: ...MEM 21 D0 D1 22 D2 D3 23 D4 D5 24 D6 D7 25 D8 D9 26 D10 D11 27 D12 D13 28 D14 D15 29 A3 A4 30 A1 A2 31 ACKA ACKB 32 GND GND NOTES This allows connection to a BVM IP Expansion Daughter Board e g EXP100...

Page 78: ...ME6000 25 C 50 C 70 C 50MHz MC68EC LC060 No Heatsink No Airflow No Heatsink No Airflow No Heatsink 0 5m s Airflow 66MHz MC68EC LC060 No Heatsink No Airflow No Heatsink 0 5m s Airflow No Heatsink 1 0m...

Page 79: ...t Diagrams NOTE Circuit diagrams are provided here for customer reference only This information was current at the time this User Manual was last revised This information is not necessarily current or...

Page 80: ...erface Takes CPUCLK1 SCSI scsi sch This sheet contains SCSI Interface Takes CPUCLK1 Industry Pack Interface ip sch This sheet contains Industry Pack Interface IP Connectors EXP100 Connector Takes CPUC...

Page 81: ...27 C1 A26 E2 A25 F3 A24 D1 A23 G3 A22 E1 A21 F1 A20 G1 A19 J2 A18 H1 A17 J1 A16 K2 A15 K1 A14 L1 A13 M1 A12 N1 A11 N3 A10 P1 A9 F16 A8 E18 A7 F18 A6 G16 A5 G18 A4 H18 A3 J18 A2 J17 A1 K18 A0 L18 D31 D...

Page 82: ...51 D28 50 D27 48 D26 47 D25 46 D24 43 D23 42 D22 41 D21 40 D20 39 D19 38 D18 37 D17 36 D16 35 D15 32 D14 31 D13 30 D12 29 D11 28 D10 27 D9 26 D8 25 D7 21 D6 20 D5 19 D4 18 D3 17 D2 16 D1 15 D0 14 TXD...

Page 83: ...D7 76 D6 77 D5 78 D4 80 D3 81 D2 83 D1 84 D0 85 SD0 131 SD1 130 SD2 129 SD3 127 SD4 126 SD5 125 SD6 124 SD7 122 SDP 121 SATN 120 SBSY 119 SACK 117 SRST 116 SMSG 115 SSEL 114 SCD 112 SREQ 111 SIO 110 S...

Page 84: ...T 26 IPDS1 57 IPDS0 87 MEMSELA 7 IOSELA 11 IDSELA 10 INTSELA 25 MEMSELB 9 IOSELB 5 IDSELB 12 INTSELB 20 ACKA 49 ACKDA 47 ACKB 46 ACKDB 45 IPENC2 6 IPENC1 19 IPENC0 22 IPD32 48 TA 74 TIP 43 TCK 28 TMS...

Page 85: ...A2 3 A3 4 A4 5 A5 6 A6 7 A7 8 A8 9 GBA 19 GAB 1 B1 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7 12 B8 11 IC54 74F623 A1 2 A2 3 A3 4 A4 5 A5 6 A6 7 A7 8 A8 9 GBA 19 GAB 1 B1 18 B2 17 B3 16 B4 15 B5 14 B6 13 B7...

Page 86: ...RINT SERCS SERRD SERWR IPL2 IPL1 IPL0 AVEC VMEA3 VMEA2 VMEA1 VMEAM2 VMEAM1 VMEAM0 VMEDS0 VMEIAK VIAKIN VIAKOUT TIMACK PARACK TIMINT PARINT D6 D5 D4 D3 D2 D1 D0 VMEMST VMESLV A2 A1 TT1 TT0 IPENC2 IPENC...

Page 87: ...1 12 5 MHz or 16 67MHz Vcc R45 4K7 Vcc R46 4K7 VRSTOUT CLK_X_2 CPUCLK CPUCLK1 CPUCLK2 CPUCLK3 CLKEN R56 330R R57 270K R58 47R R59 47R C71 0 1u C72 0 1u C73 10u VCC GND VCC 1 2 C62 470u GND GND GND D11...

Reviews: