7. Test Descriptions
7. Delay 500ms.
8. Check fault state.
Monitor Response to PASS
:
fault state detected at (8).
Constant Reset
Test Description :
Verify that a constant reset input to the monitor will not reset the fault state.
Test Sequence :
1. Monitor is powered up in the quiescent state.
2. DC power is set to 17 VDC.
3. fault state is checked.
4. Monitor reset input is activated continuously.
5. fault is checked for 120 seconds maximum.
Monitor Response to PASS
:
Monitor must be in fault state at (3). Monitor must be found in fault at (5) within 120 seconds.
Watchdog Stopped Ignore Timing (24V and 0V)
Test Description :
Verify that the monitor ignores a loss of the Watchdog signal lasting less than 900ms.
Test Sequence :
1. Monitor is powered up in the quiescent state.
2. Watchdog signal is turned off for 883ms (Note that "off" may mean stopped at 24V or at 0V).
3. Delay 250ms.
4. Check fault state.
Monitor Response to PASS :
Monitor must NOT be found in fault state.
Watchdog Stopped Fault Timing (24V and 0V)
Test Description :
Verify that the monitor detects a loss of the Watchdog signal lasting between 900 and 1100ms or 1400 and 1600ms.
Test Sequence :
1. Monitor is powered up in the quiescent state.
2. Watchdog signal is turned off for 883ms (Note that "off" may mean stopped at 24V or stopped at 0V).
3. Delay 250ms.
4. Check fault state.
5. Watchdog signal is turned off for 900ms.
6. fault state is checked.
7. If not in fault, off time is incremented.
8. If fault is found, test is over.
9. Steps 6, 7 and 8 are repeated until off time is greater than 1100ms.
10. Watchdog signal is turned off for 1400ms.
11. fault state is checked.
12. If not in fault, off time is incremented.
13. If fault is found, test is over.
14. Steps 11, 12 & 13 are repeated until off time is greater than 1600ms.
Monitor Response to PASS :
Watchdog off time of 900-1100ms or 1400-1600ms must cause a fault state.
PCMT-8000 User's Manual
Rev. 1.7
55 of 80