
7. Test Descriptions
AC Power Failure Threshold
Test Description :
Verify that the monitor low AC line dropout and restore voltages are within the standard limits.
Test Sequence :
1. Monitor is powered up in the quiescent state.
2. Monitor AC line power is at 105Vrms.
3. AC line power is slowly decreased until monitor is found in the fault state.
4. The AC line dropout voltage is recorded.
5. AC line power is slowly increased until monitor is NOT found in the fault state.
6. The AC line restore voltage is recorded.
7. The difference between the restore and dropout voltage is recorded (hysteresis)
Note :
In step 5 there is a 16.5 second delay after each incremental increase in voltage because of the monitor initial
flash time.
Monitor Response to PASS
:
AC line voltage will be considered "on" if the voltage level is greater than 98Vrms. AC line voltage will be considered
"off" if the voltage is less than 89Vrms. The hysteresis value must be greater than or equal to 3 volts.
SDLC Port 1 Timeout
Test Description:
Verify that the monitor will go to the fault state if a Type 0 frame is not received for more than 300ms.
Test Sequence:
1. Continuous Type 0, 1 and 3 frames are sent to the monitor.
2. Check the fault (transfer) state of the monitor.
3. Stop sending frames for greater than 300ms.
4. Check the fault (transfer) state of the monitor.
5. Continuous Type 0, 1 and 3 frames are sent to the monitor.
6. Check the fault (transfer) state of the monitor for a maximum of 30 seconds.
7. If the fault (transfer) state is latched, the test is over.
8. Steps 1 through 7 are repeated for a maximum of 3 times.
Monitor Response to PASS:
Monitor must not be found in the fault (transfer) state at 2.
Monitor must be found in the fault (transfer) state at 4.
The fault (transfer) state must be latched after no more than three times through the sequence.
Note:
In the early versions of the NEMA TS2 standard, the first occurrence of a Port 1 timeout was required to be
a latched fault. In later versions it was not required to latch until the third occurrence.
SDLC Port1 Valid Frame Response
Test Description:
Verify that the monitor responds correctly to Type 0, Type 1, and Type 3 frames.
Test Description:
Valid Type 0, Type 1, and Type 3 frames are sent to the monitor in the correct sequence.
Monitor Response to PASS:
The monitor must respond to every frame that is sent. The response must be formatted properly and contain a
valid CRC.
SDLC Port1 Invalid Frame Response
Test Description:
Verify that the monitor does not respond to Type 0, Type 1, and Type 3 frames that contain CRC errors.
PCMT-8000 User's Manual
Rev. 1.7
34 of 80