Clock Structure
COMX-P40x0 ENP2 Installation and Use (6806800R95B
)
80
Bank1_SEL_FS0=1, 125MHz
Bank2_SEL_S1=1, 125MHz
*Default:100MHz
*Default:125MHz
Table 5-2 Configuration of the frequency of SERDES reference clock by GPIO
SERDES bank 1 reference clock
SERDES bank 2 reference clock
CPU_GPIO23=0, 100MHz
CPU_GPIO24=0, 100MHz
CPU_GPIO23=1, 125MHz
CPU_GPIO24=1, 125MHz
Default:100MHz
Default:125MHz
Table 5-1 Configuration of the frequency of SERDES reference clock by carrier (continued)
SERDES bank 1 reference clock select (pin B97
on COME)
SERDES bank 2/3 reference clock select (pin B98
on COME)
Summary of Contents for COMX-P40x0 ENP2
Page 1: ...COMX P40x0 ENP2 Installation and Use P N 6806800R95B August 2014...
Page 8: ...COMX P40x0 ENP2 Installation and Use 6806800R95B 8 List of Tables...
Page 10: ...COMX P40x0 ENP2 Installation and Use 6806800R95B 10 List of Figures...
Page 26: ...Introduction COMX P40x0 ENP2 Installation and Use 6806800R95B 26...
Page 56: ...Controls LEDs and Connectors COMX P40x0 ENP2 Installation and Use 6806800R95B 56...
Page 78: ...Functional Description COMX P40x0 ENP2 Installation and Use 6806800R95B 78...
Page 126: ...Related Documentation COMX P40x0 ENP2 Installation and Use 6806800R95B 126...
Page 128: ...COMX P40x0 ENP2 Installation and Use 6806800R95B Safety Notes 128...
Page 129: ......