244
AMD Geode™ SC3200 Processor Data Book
Core Logic Module - SMI Status and ACPI Registers - Function 1
32581C
0
EXT_SMI0 SMI Enable.
When this bit is asserted, allow EXT_SMI0 to generate an SMI on negative-edge events.
0: Disable.
1: Enable.
Top level SMI status is reported at 00h/02h[10].
Second level SMI status is reported at bits 16 (RC) and 8 (RO).
Offset 28h-4Fh
Not Used
Reset Value: 00h
Offset
50h-FFh
The I/O mapped registers located here (I/O Offset 50h-FFh) can also be accessed at F0 Index 50h-FFh. The pre-
ferred method is to program these registers through the F0 register space. Refer to Table 6-29 "F0: PCI Header/Bridge Con-
figuration Registers for GPIO and LPC Support" on page 188 for more information about these registers.
Table 6-33. I/O Offset: SMI Status Registers (Continued)
Bit
Description
Summary of Contents for Geode SC3200
Page 8: ...8 AMD Geode SC3200 Processor Data Book List of Figures 32581C...
Page 16: ...16 AMD Geode SC3200 Processor Data Book Overview 32581C...
Page 24: ...24 AMD Geode SC3200 Processor Data Book Architecture Overview 32581C...
Page 350: ...350 AMD Geode SC3200 Processor Data Book Debugging and Monitoring 32581C...
Page 420: ...420 AMD Geode SC3200 Processor Data Book Electrical Specifications 32581C...