AMD Geode™ SC3200 Processor Data Book
363
Electrical Specifications
32581C
9.3.1
Memory Controller Interface
The minimum input setup and hold times described in Figure 9-3 (legend C and D) define the smallest acceptable sampling
window during which a synchronous input signal must be stable to ensure correct operation.
Figure 9-3. Memory Controller Drive Level and Measurement Points
SDCLK_OUT
V
OH
V
REF
V
REF
V
REF
C
Valid Output
n+1
A
B
Valid Output
n
OUTPUTS
INPUTS
V
IH
V
IL
V
OL
Min
Max
Legend: A = Maximum Output Delay
B = Minimum Output Delay
C = Minimum Input Setup
D = Minimum Input Hold
D
t
x
V
OH
V
OL
V
OLD
V
OHD
SDCLK_IN
V
IH
V
REF
V
IL
t
x
V
ILD
V
IHD
SDCLK[3:0]
Summary of Contents for Geode SC3200
Page 8: ...8 AMD Geode SC3200 Processor Data Book List of Figures 32581C...
Page 16: ...16 AMD Geode SC3200 Processor Data Book Overview 32581C...
Page 24: ...24 AMD Geode SC3200 Processor Data Book Architecture Overview 32581C...
Page 350: ...350 AMD Geode SC3200 Processor Data Book Debugging and Monitoring 32581C...
Page 420: ...420 AMD Geode SC3200 Processor Data Book Electrical Specifications 32581C...