4. Structure of the ANET1553
ANET1553-x
User’s Manual
35
Figure 4.6-1 Discrete I/O circuitry
Be aware that a series resistor must be provided when a user voltage is used
(4.6-2 Discrete I/O-Pin off board user series resistor).
This serial resistor must limit the current through the open collector transistor to max.
current (see technical data chapter for details). Otherwise the open collector transistor
can be damaged. EMC aspects are covered by filter circuitry.
GND
Discrete IO-Pin Front Connector
ANET1553 Board
Pulldown
Resistor
Current
limiting
Resistor
(1 KΩ)
+5V
Current
limiting
Resistor
(10 KΩ)
Discrete output circuitry
Discrete input circuitry
GND
FPGA
Output
Pin
FPGA
Input
Pin
Summary of Contents for ANET1553 Series
Page 2: ......
Page 6: ...ANET1553 x User s Manual iv THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 40: ...3 Getting started ANET1553 x User s Manual 30 THIS PAGE INTENTIONALLY LEFT BLANK ...
Page 56: ...7 Frequently asked questions ANET1553 x User s Manual 46 THIS PAGE INTENTIONALLY LEFT BLANK ...
Page 60: ...8 Technical Data ANET1553 x User s Manual 50 THIS PAGE INTENTIONALLY LEFT BLANK ...
Page 62: ...9 Notes ANET1553 x User s Manual 52 THIS PAGE INTENTIONALLY LEFT BLANK ...
Page 64: ...10 Apendix ANET1553 x User s Manual 54 THIS PAGE INTENTIONALLY LEFT BLANK ...