
BIOS Setup
113
DLAP-3000/3100-CF
C.5.6
Chipset > PCH-IO Configuration > PCI Express
Configuration
Feature
Options
Description
PCI Express Configuration
Info only
PCI Express Clock Gating
Disabled
Enabled
Enables/Disables PCI Express
Clock Gating for each root port.
Pcie Pll SSC
Auto
0.0%
0.1%
0.2%
0.3%
0.4%
0.5%
0.6%
0.7%
0.8%
0.9%
1.0%
1.1%
1.2%
1.3%
1.4%
1.5%
1.6%
1.7%
1.8%
1.9%
2.0%
Pcie Pll SSC percentage.
AUTO - Keep hw default, no BIOS
override.
Range is 0.0%-2.0%.
Summary of Contents for DLAP-3000 Series
Page 8: ...viii List of Tables Leading EDGE COMPUTING This page intentionally left blank...
Page 10: ...x List of Figures Leading EDGE COMPUTING This page intentionally left blank...
Page 14: ...4 Introduction Leading EDGE COMPUTING This page intentionally left blank...
Page 34: ...24 Specifications Leading EDGE COMPUTING This page intentionally left blank...
Page 64: ...54 System Layout Leading EDGE COMPUTING This page intentionally left blank...
Page 69: ...Getting Started 59 DLAP 3000 3100 CF Left side screws Right side screws...
Page 130: ...120 BIOS Setup Leading EDGE COMPUTING This page intentionally left blank...
Page 140: ...130 Consignes de S curit Importante Leading EDGE COMPUTING This page intentionally left blank...