
112
BIOS Setup
Leading
EDGE COMPUTING
C.5.4
Chipset > System Agent (SA) Configuration > PEG
Port Configuration
C.5.5
Chipset > PCH-IO Configuration
Feature
Options
Description
PEG Port Configuration
Info only
PEG [Bus, Dev, Fun]
Info only
PEG location and info
Enable Root Port
Disabled
Enabled
Auto
Enables/Disables the Root Port
Max Link Speed
Auto
Gen1
Gen2
Gen3
Configure PEG [Bus, Dev, Fun] Max
Speed
PCIe Spread Spectrum
Clocking
Disabled
Enabled
Allows disabling Spread Spectrum
Clocking for compliance testing
Feature
Options
Description
PCH-IO Configuration
Info only
PCI Express Configuration
►
Sub-Menu
PCI Express Configuration settings
SATA Configuration
►
Sub-Menu
SATA Device Settings
USB Configuration
►
Sub-Menu
USB Configuration settings
Security Configuration
►
Sub-Menu
Security Configuration settings
HD Audio Configuration
►
Sub-Menu
HD Audio Subsystem
Configuration Settings
PCH digital I/O device
Disabled
Enabled
Enables/Disables PCH digital I/O
device
SPD Write Disable
TRUE
FALSE
Enables/Disables setting SPD
Write Disable. For security
recommendations, SPD write
disable bit must be set.
Summary of Contents for DLAP-3000 Series
Page 8: ...viii List of Tables Leading EDGE COMPUTING This page intentionally left blank...
Page 10: ...x List of Figures Leading EDGE COMPUTING This page intentionally left blank...
Page 14: ...4 Introduction Leading EDGE COMPUTING This page intentionally left blank...
Page 34: ...24 Specifications Leading EDGE COMPUTING This page intentionally left blank...
Page 64: ...54 System Layout Leading EDGE COMPUTING This page intentionally left blank...
Page 69: ...Getting Started 59 DLAP 3000 3100 CF Left side screws Right side screws...
Page 130: ...120 BIOS Setup Leading EDGE COMPUTING This page intentionally left blank...
Page 140: ...130 Consignes de S curit Importante Leading EDGE COMPUTING This page intentionally left blank...