30
Registers
3.8
FIFO_CR: FIFO almost empty/full register
The register is used to control the FIFO programmable almost
empty/full flag.
Address: BASE + 0x018
Attribute: WRITE Only
Data Format:
PB_PAE_PAF (WO)
Programmable almost empty/full threshold of PORTB FIFO, 2
consecutive writes are required to program PORTB FIFO. Pro-
grammable almost empty threshold first.
PA_PAE_PAF(WO)
Programmable almost empty/full threshold of PORTA FIFO, 2
consecutive writes are required to program PORTA FIFO. Pro-
grammable almost empty threshold first.
Bits
7 6 5 4 3 2 1 0
Bit 15-0
PB_PAE_PAF
Bit 31_16
PA_PAE_PAF
Summary of Contents for cPCI-7300A
Page 4: ......
Page 10: ...vi List of Figures...
Page 18: ...8 Introduction...
Page 21: ...Installation 11 2 4 cPCI PCI PCIe 7300A Layout Figure 2 1 PCI 7300A Layout Diagram...
Page 26: ...16 Installation Figure 2 4 CN1 Pin Assignment...
Page 100: ...90 C C Libraries BufNotDWordAlign DMADscrBadAlign...
Page 108: ...98 C C Libraries...
Page 114: ...104 Appendix...