20
VC7203 GTX Transceiver Characterization Board
UG957 (v1.0) October 10, 2012
Chapter 1:
VC7203 Board Features and Operation
User LEDs (Active High)
Callout
DS13 through DS20 are eight active-High LEDs that are connected to user I/O pins on the
FPGA as shown in
These LEDs can be used to indicate status or any other
purpose determined by the user.
User DIP Switches (Active High) and I/O Header
Callout
The DIP switch SW2 provides a set of eight active-High switches that are connected to user
I/O pins on the FPGA as shown in
. These pins can be used to set control pins or
any other purpose determined by the user. Six of the eight I/Os also map to 2 x 6 test
header J125 providing external access for these pins (callout
,
.).
J17
CM_CTRL_23
107
J20
CM_RST
66
Table 1-9:
SuperClock-2 FPGA I/O Mapping
(Cont’d)
U1 FPGA Pin
Net Name
J82 Pin
Table 1-10:
User LEDs
U1 FPGA Pin
Net Name
Reference
Designator
M37
APP_LED1
DS19
M38
APP_LED2
DS20
R42
APP_LED3
DS17
P42
APP_LED4
DS18
N38
APP_LED5
DS16
M39
APP_LED6
DS15
R40
APP_LED7
DS13
P40
APP_LED8
DS14