Demo Board Connections
7
SNLU241A – December 2018 – Revised April 2019
Copyright © 2018–2019, Texas Instruments Incorporated
DS90Ux941AS-Q1EVM User's Guide
Table 5. DSI Input Signals
DESIGNATOR
SIGNAL
DESCRIPTION
J8.33
J8.35
DSI0_D0_P
DSI0_D0_N
DSI0 D0 input
J8.25
J8.27
DSI0_D1_P
DSI0_D1_N
DSI0 D1 input
J8.17
J8.19
DSI0_CLK_P
DSI0_CLK_N
DSI0 CLK input
J8.9
J8.11
DSI0_D2_P
DSI0_D2_N
DSI0 D2 input
J8.1
J8.3
DSI0_D3_P
DSI0_D3_N
DSI0 D3 input
J8.34
J8.36
DSI1_D0_P
DSI1_D0_N
DSI1 D0 input
J8.26
J8.28
DSI1_D1_P
DSI1_D1_N
DSI1 D1 input
J8.18
J8.20
DSI1_CLK_P
DSI1_CLK_N
DSI1 CLK input
J8.10
J8.12
DSI1_D2_P
DSI1_D2_N
DSI1 D2 input
J8.2
J8.4
DSI1_D3_P
DSI1_D3_N
DSI1 D3 input
Table 6. USB2ANY Connector
DESIGNATOR
DESCRIPTION
J14
mini USB 5 pin
Table 7. I2C/CCI Interface Header
DESIGNATOR
SIGNAL
J11.1
VDDI2C
J11.2
SCL
J11.3
SDA
J1.4
GND
Table 8. GPIO/Audio Interface
DESIGNAT
OR
SIGNAL
DESCRIPTION
J12.2
I2S_DC/GPIO2
Slave Mode I2S Data Input / Remote or Local I/O
J12.4
I2S_DD/GPIO3
Slave Mode I2S Data Input / Remote or Local I/O
J12.8
I2S_DB/GPIO5_REG
Slave Mode I2S Data Input / Remote or Local I/O
J12.10
I2S_DA/GPIO6_REG
Slave Mode I2S Data Input / Remote or Local I/O
J12.12
I2S_WC/GPIO7_REG
Slave Mode I2S Word Clock Input / Remote or Local I/O
J12.14
I2S_CLK/GPIO8_REG
Slave Mode I2S Clock Input / Remote or Local I/O
J12.18
SDIN/GPIO0
Master I2S Data Input / Remote or Local I/O
J12.20
SWC/GPIO1
Master I2S Word Clock Input / Remote or Local I/O
J12.22
SCLK
Master I2S Clock Input
J12.24
MCLK
Master Mode I2S System Clock