B-1
Appendix B: BIOS POST Codes
Appendix B
BIOS POST Codes
When AMIBIOS performs the Power On Self Test, it writes checkpoint codes to I/O
port 0080h. If the computer cannot complete the boot process, diagnostic equipment
can be attached to the computer to read I/O port 0080h.
Checkpoint
Code Description
D0h
The NMI is disabled. Power on delay is starting. Next, the initialization
code checksum will be verified.
D1h
Initializing the DMA controller, performing the keyboard controller
BAT test, starting memory refresh, and entering 4 GB flat mode next.
D3h
Starting memory sizing next.
D4h
Returning to real mode. Executing any OEM patches and setting the
Stack next.
D5h
Passing control to the uncompressed code in shadow RAM at
E000:0000h. The initialization code is copied to segment 0 and control
will be transferred to segment 0.
D6h
Control is in segment 0. Next, checking if <Ctrl> <Home> was pressed
and verifying the system BIOS checksum. If either <Ctrl> <Home>
was pressed or the system BIOS checksum is bad, next will go to
checkpoint code E0h. Otherwise, going to checkpoint code D7h.
Содержание SuperServer 6123L-8R
Страница 1: ... SUPERSERVER 6123L 8R SUPERSERVER 6123L iR USER SMANUAL 1 0 SUPER RESET NIC 1 NIC 2 RESET NIC 1 NIC 2 ...
Страница 5: ...v Preface Notes ...
Страница 10: ...SUPERSERVER 6123L 8R 6123L iR User s Manual x Notes ...
Страница 18: ...SUPERSERVER 6123L 8R 6123L iR User s Manual 1 8 Notes ...
Страница 23: ...2 5 Chapter 2 Server Installation Figure 2 3 Installing the Outer Rack Rails ...
Страница 73: ...6 10 SUPERSERVER 6123L 8R 6123L iR User s Manual Notes ...