Supero C2SBM-Q, Руководство пользователя

Страница: 62 / 95

4-10
C2SBM-Q User's Manual
L3 Cache
(Available when supported by the CPU.)
Set to Enabled to enable the function of L3 Cache to optimize the system and CPU
performance. The options are Disabled and
Enabled .
Thermal Management 2
(Available when supported by the CPU.)
Set to Enabled to use Thermal Management 2 (TM2,) which will lower the CPU
voltage and frequency when the CPU temperature reaches a predefined overheat
threshold. Set to Disabled to use Thermal Manager 1 (TM1), allowing CPU clocking
to be regulated via the CPU Internal Clock modulation when the CPU temperature
reaches the overheat threshold. The options are Disabled and
Enabled .
Adjacent Cache Line Prefetch
(Available when supported by the CPU.)
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options
are Disabled and
Enabled
.
Set Maximum Ext. CPUID=3
When set to Enabled, the Maximum Extended CPUID will be set to 3. The options
are
Disabled and Enabled.
Echo TPR
Set to Enabled to prevent xTPR messages from being sent to the system. The
options are Disabled and Enabled .
C1 Enhanced Mode
(Available when supported by the CPU.)
Set to Enabled to enable the Enhanced Halt State to lower CPU voltage/frequen-
cy to prevent overheat. The options are Enabled and
Disabled .
Note: Please refer to Intel’s web site for detailed information.
Intel® Virtualization Technology (Available when supported by the
CPU.)
Select Enabled to use the feature of Virtualization Technology to allow one platform
to run multiple operating systems and applications in independent partitions, creating
multiple virtual systems in one computer. The options are Enabled and
Disabled .
Compatible FPU Code
(Available when supported by the CPU.)
Set to Enabled to keep the content of the last instruction Operating Code (OPCode)
in the floating point (FP) state. The options are Disabled and Enabled.
Split Lock Operation
Set to Enabled to mask alignment check exceptions for split-lock transactions. The
options are Disabled and Enabled .