39
Chapter 2: Installation
+
DESIGNED IN USA
BAR CODE
BAR CODE
BAR CODE
BAR CODE
BAR CODE
BIOS LICENSE
X12SCZ-QF
REV:1.01
SAN CODE
LED1
PCH SLOT4 PCIe 3.0 X4 (IN X8)
JBM2
JMD1
SRW3
SRW4
JPH1
JPI2C1
JPW1
JLAN3/4
JPCIE_SL
T7
JMD2
JPCIE_SL
T4
JPCIE6
J18
JBT1
JPG1
JPT1
JRF1
JPL1
JPTG1
J10G_PWR
JPAC1
BT1
UID_LED1
JBM1
JSD1
JPME2
JWD1
JVRM1
FANB
FAN3
FAN1
FAN2
JSMB1
JD1
JIPMB1
JPWR1
UID SW
JPV1
I-SGPIO1
MH1
MH5
MH7
MH2
MH6
MH3
MH8
MH4
JTPM1
AUDIO FP
I-SA
TA3
I-SA
TA2
I-SA
TA1
I-SATA0
JGP1
JLAN1/2
JF1
JPL2
Intel
W480/Q470
SP1
BMC_HB_LED1
SRW2
JL1
USB10/11 (3.2 10Gb)
FANA
USB0/1
USB2/3
USB4/5
DIMMB2
DIMMB1
DIMMA2
DIMMA1
1-2:ENABLE
2-3:DISABLE
JPL3/4:LAN3/4
FAN4
DP++1/2
COM1/2
CPU SLOT6 PCIe 3.0 X16
DVI-D/VGA
USB6/7
(3.2 10G)
IPMI_LAN
USB8/9(3.2 10G)
ART1
ON
PWR RST
X FF OH NIC2 NIC1 LED
HDD
LED
PWR X NMI
PWR
ONJF1:
X
RST
NIC2
OH FF
NIC1
PWR
LED
HDD
LED
NMI
X
PCH SLOT7 PCIe 3.0 X4
OH/Fan Fail LED
20
NIC1 Link LED
19
HDD LED
PWR LED
X
Ground
NMI
X
NIC2 Link LED
3.3V Stby
Power Button
Reset Button
Reset
PWR
Ground
Ground
1
2
Power Fail LED
UID LED
3.3V
3.3V Stby
NIC2 Activity LED
NIC1 Activity LED
2.6 Front Control Panel
JF1 contains header pins for various buttons and indicators that are normally located on a
control panel at the front of the chassis. These connectors are designed specifically for use
with Supermicro chassis. See the figure below for the descriptions of the front control panel
buttons and LED indicators.
Figure 2-2. JF1 Header Pins