![Sony STR-DA5500ES Скачать руководство пользователя страница 137](http://html.mh-extra.com/html/sony/str-da5500es/str-da5500es_service-manual-digest_416725137.webp)
STR-DA5500ES
137
Pin No.
Pin Name
I/O
Description
H14
DPDVBCK
O
Bit clock signal output for digital audio signal output to the lip sync adjust
(US and Canadian models)
Bit clock signal output for digital audio signal output to the
fi
eld programmable gate array
(AEP and UK models)
J1, J2
AD5, AD4
I/O
Two-way data bus with S-RAM and address signal output to the address latch
J4 to J6,
J9 to J11
GND
-
Ground terminal
J13
VDDINT
-
Power supply terminal (+1.2V)
J14
DPDVLRCK
O
L/R sampling clock signal output for digital audio signal output to the lip sync adjust
(US and Canadian models)
L/R sampling clock signal output for digital audio signal output to the
fi
eld programmable
gate array (AEP and UK models)
K1
AD3
I/O
Two-way data bus with S-RAM and address signal output to the address latch
K2
VDDINT
-
Power supply terminal (+1.2V)
K4 to K6,
K9 to K11,
K13
GND
-
Ground terminal
K14
DPSIE
I
Digital audio signal (for surround back L/R) input from the DSP1
L1, L2
AD2, AD1
I/O
Two-way data bus with S-RAM and address signal output to the address latch
L4 to L6,
L9 to L11,
L13
GND
-
Ground terminal
L14
DPSID
I
Digital audio signal (for center, subwoofer) input from the DSP1
M1
AD0
I/O
Two-way data bus with S-RAM and address signal output to the address latch
M2
WR
O
Data write enable signal output to the S-RAM
M3, M12
GND
-
Ground terminal
M13
DPSIB
I
Digital audio signal (for front L/R) input from the A/D converter, HDMI receiver or DSP1
M14
DPSIC
I
Digital audio signal (for surround L/R) input from the DSP1
N1
AD15
O
Address signal output to the S-RAM and address latch
N2
ALE
O
Address latch enable signal output to the address latch
N3
RD
O
Data read enable signal output to the S-RAM
N4
VDDINT
-
Power supply terminal (+1.2V)
N5
VDDEXT
-
Power supply terminal (+3.3V)
N6
AD8
O
Address signal output to the S-RAM and address latch
N7
VDDINT
-
Power supply terminal (+1.2V)
N8
DAI_P2
-
Not used
N9
VDDEXT
-
Power supply terminal (+3.3V)
N10
DAI_P4
I
Digital audio signal input from the DSP1
N11, N12
VDDINT
-
Power supply terminal (+1.2V)
N13
GND
-
Ground terminal
O
Digital audio signal output terminal Not used
O
Address signal output to the S-RAM and address latch
O
Address signal output to the S-RAM
-
Not used
O
Master/slave mode selection signal output terminal
O
Digital audio signal (for front L/R) output to the lip sync adjust (US and Canadian models)
Digital audio signal (for front L/R) output to the
fi
eld programmable gate array
(AEP and UK models)
O
Digital audio signal (for surround L/R) output to the lip sync adjust
(US and Canadian models)
Digital audio signal (for surround L/R) output to the
fi
eld programmable gate array
(AEP and UK models)
P12
DPSOC
O
Digital audio signal (for center, subwoofer) output to the lip sync adjust
(US and Canadian models)
Digitalaudio signal (for center, subwoofer) output to the
fi
eld programmable gate array
(AEP and UK models)
P13
DPSOD
O
Digital audio signal (for surround back L/R) output to the lip sync adjust
(US and Canadian models)
Digital audio signal (for surround back L/R) output to the
fi
eld programmable gate array
(AEP and UK models)
P14
DPSIA
I
Digital audio signal input from the DSP1
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299