Samsung S3F80JB, Руководство пользователя

Страница: 238 / 346

RESET S3F80JB
8-20
SUMMARY TABLE OF BACK-UP MODE, STOP MODE, AND RESET STATUS
For more understanding, please see the below description Table 8-7.
Table 8-7. Summary of Each Mode
Item/Mode Back-up Reset Status Stop
Approach
Condition
•
External nRESET pin is low
level state or V
DD
is lower
than V
LVD
•
External nRESET pin is on
rising edge.
•
The rising edge at VDD is
detected by LVD circuit.
(When VDD
≥
V
LVD
)
•
Watch-dog timer overflow
signal is activated.
•
STOPCON
←
# A5H
STOP
( LD STOPCON,#0A5H )
( STOP)
Port status
•
All I/O port is floating status
except for P3.2 and P3.3
•
All port becomes input
mode
but is blocked.
•
Disable all pull-up resister
except for P3.2 and P3.3
•
All I/O port is floating status
except P3.2 and P3.3.
•
Disable all pull-up resister
except P3.2 and P3.3.
•
All port is keep the previous
status.
•
Output port data is not
changed.
Control
Register
•
All control register and
system register are
initialized as list of Table 8-3.
•
All control register and
system register are initialized
as list of Table 8-3.
–
Releasing
Condition
•
External nRESET pin is
high
(rising edge).
•
The rising edge of LVD
circuit is generated.
•
After passing an oscillation
warm-up time
•
External interrupt, or reset
•
SED & R Circuit.
Others
•
There is no current
consumption in chip.
•
There can be input leakage
current in chip.
•
It depends on control
program