Circuit Descriptions, List of Abbreviations, and IC Data Sheets
EN 56
SD-5.31SL
9.
9.5
IC Data Sheets
This section shows the internal block diagrams and pin layouts
of ICs that are drawn as "black boxes" in the electrical diagrams
(with the exception of "memory" and "logic" ICs).
9.5.1
SP3721 (IC7002)
Figure 9-14 Internal Block Diagram and Pin Layout
1.2 Block Diagram
2.1 Pin Diagram
17
CDTE
18
VCI2
19
NC
20
VNB
21
DVDPD
22
DVDLD
23
CDPD
24
CDLD
25
LDON#
26
VC
27
VCI
28
VPB
29
MIRR
30
MP
31
MB
32
FDCHG#
CDRDDC
64
CDRF
63
ATOP
62
ATON
61
AIN
60
AIP
59
VPA
58
SIGO
57
BYP
56
RX
55
DIN
54
DIP
53
FNP
52
FNN
51
VNA
50
HOLD1
49
DVDRFP
DVDRFN
PD1
PD2
A2
B2
C2
D2
CP
CN
D
C
B
A
F
E
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SDEN
48
SDATA
47
SCLK46
LCP
45
LCN
44
CE 43
FE 42
TE 41
MEI 40
MEV
39
TPH
38
DFT
37
PI 36
MIN
35
MEVO
34
MLPF
33
ALi
SP3721A
CL 36532043_019.eps
050603
DVDRFP
DVDRFN
BYP
FULL WAVE
RECTIFIER
DI
N
DI
P
AI
N
AI
P
AT
O
P
AT
O
N
HO
LD1
AGC
CHARGE
PUMP
PROGRAMMABLE
EQUALIZER
FILTER
DIFFERENTIATOR
FN
P
FN
N
AGC
RX
A
B
C
D
GCA
GCA
GCA
GCA
FROM
S-PORT
3
GCA
FROM
S-PORT
4
A + D
B + C
FE
PI
SUM
Amp.
LPF
LPF
LPF
LPF
SI
G
O
CDRF
MUX
TOPHOLD
TOPHOLD
PD1
PD2
MUX
LPF
TE
MUX
DVD
A2
B2
C2
D2
EQ
EQ
EQ
EQ
PHASE
DETECTOR
PHASE
DETECTOR
Comp.
GCA
GCA
GCA
GCA
2
FROM
S-PORT
3
VC
GCA
2
FROM
S-PORT
E
F
MUX
VCI
CE
CN
CP
TPH
DFT
FROM
S-PORT
TOPHLD
CDRFDC
MIN
DV
DLD
CDLD
LDO
N*
ML
PF
MP
MB
F
DCHG
*
DVDPD
CDPD
From S-port
LD H/L
Dual APC
MIR
R
INPUT
BUFF
SDEN
SDATA
SCLK
SERIAL PORT
REGISTER
CONTROL
Signals
To each block
VCI
VC
VC
VCI for servo output
Focus sel
Focus sel
DVD
2
APC SEL
DVD/CD
VPA
VPB
VN
A
VN
B
FROM
S-PORT
INPUT IMP
SEL
2
2
IMPUT
BIAS
FROM
S-PORT
OUTPUT INHIBIT
DAC
ATT
MUX
4
SEL INT
ATT
SUM
(A2+B2+C2+D2)
LPF
CDTE
1
Buff
1
0dB@normal
8dB @high gain mode
Offset
cansel
FROM
S-PORT
4
Offset
cansel
FROM
S-PORT
4
LPF
Buff
COMP
DPD
Defect ON
DPD
RST
12dB is added
@high gain mode
12dB is added
@high gain mode
3.5dB@ normal
15.5dB @high gain mode
+14dB @high gain mode
BCA DET
BOTTOM
ENVELOPE
MIRR
COMP
SUB
AMP
CEFDB
LPF
LCP
LCN
&ATT
FROM
S-PORT
3
POLSEL
CEPOL
Buff
0dB@normal
12dB@high gain
mode
VCI2
VCI2 for servo input
MEI
MEV
MEVO
PEAK/
BOTTOM
HOLD
Offset
cansel
FROM
S-PORT
5
Offset
cansel
FROM
S-PORT
5
+6dB Amp
+6dB Amp
+6dB Amp
+6dB Amp
2
Sink current
From S-port
2
Input Imp
From S-port
2
Mirr gain
From S-port
Disk det &
Mirr LPF
From S-port
Comp
hys & offset
From S-port
Internal
FDCHG
CP/CN
Low Imp
AGC HOLD
FAST Attackoff
FROM
S-PORT
INPUT IMP
SEL
BUFF
-12dB
0 to -14dB
Содержание SD-5.31SL
Страница 6: ...Directions for Use EN 6 SD 5 31SL 3 3 Directions for Use There is no DFU available ...
Страница 42: ...42 SD 5 31SL 7 Electrical Diagrams and PWB s Layout Bare Board Part 1 Top Side CL 36532043_32a eps 030603 ...
Страница 43: ...Electrical Diagrams and PWB s 43 SD 5 31SL 7 Layout Bare Board Part 2 Top Side CL 36532043_32b eps 030603 ...
Страница 45: ...Electrical Diagrams and PWB s 45 SD 5 31SL 7 Layout Bare Board Part 1 Bottom Side CL 36532043_33a eps 030603 ...
Страница 46: ...46 SD 5 31SL 7 Electrical Diagrams and PWB s Layout Bare Board Part 2 Bottom Side CL 36532043_33b eps 030603 ...
Страница 64: ...Revision List EN 64 SD 5 31SL 11 11 Revision List First release ...