Panasonic Digital Palmcoder PalmSight PV-DV100, Руководство по обслуживанию

Страница: 128 / 195

2
6-2
VIDEO SIGNAL PROCESS I BLOCK DIAGRAM
(PV-DV100)
IC302 (CAMERA MICROCONTROLLER)
IC303 (CAMERA DIGITAL SIGNAL PROCESS)
IC304 (FIELD MEMORY)
MAIN C.B.A.
REC VIDEO SIGNAL PB VIDEO SIGNAL
IC3001 (VIDEO DIGITAL SIGNAL PROCESS)
IC3002 (VCO)
Q3001
7
(FROM IC605 (2))
CAMERA SIGNAL
D. EIS
DETECT
(FROM IC305 (49))
FCK (13.5MHz)
A/D
(8 BIT)
(8 BIT)
(8 BIT)
(8 BIT)
INPUT ENABLE
WRITE ENABLE
WRITE RESET
READ CLOCK
OUTPUT ENABLE
READ ENABLE
READ RESET
WRITE CLOCK
INPUT ENABLE
WRITE ENABLE
WRITE RESET
OUTPUT ENABLE
READ ENABLE
READ RESET
TO LCD
BLOCK DIAGRAM
TO LCD
BLOCK DIAGRAM
TO/FROM
SYSTEM CONTROL
BLOCK DIAGRAM
FROM
CCD DRIVE
BLOCK
DIAGRAM
(TO IC3003 (19))
CHROMA
LUMA V-REF CONTROL
CHROMA V-REF CONTROL
LCD-R
LCD-G
LUMA
CHROMA
LCD-B
ADDRESS STROBE
CLOCK 1 (18 MHz)
CLOCK (18 MHz) CONTROL
CLOCK (18 MHz) CONTROL
18 MHz SELECT 1
18 MHz SELECT 0
CLOCK (18 MHz)
CLOCK (18 MHz)
CLOCK 2 (18 MHz)
CLOCK 1 (18 MHz)
FS PLL CONTROL
FS SELECT 1
FS CLOCK
FS SELECT 0
CLOCK 2 (18 MHz)
MEMORY WRITE
MEMORY READ
ADDRESS STROBE
MEMORY WRITE
MEMORY READ
LCD-R
LCD-G
LCD-B
FIELD MEMORY-Y
DATA (8 BIT)
FIELD MEMORY-C
DATA (4 BIT) FIELD MEMORY-C
DATA (4 BIT)
FIELD MEMORY-Y
DATA (8 BIT)
C (4 BIT)
Y (8 BIT)
90
83
80
73
119
122
116
109
95
98
101
108
6
3
14
7
34
37
26
33
ADDRESS/DATA
(0) - (8)
56
48
30
33
134
131
137
144
149
156
157
164
ADDRESS/DATA
(0) - (15) ADDRESS/DATA
(0) - (15)
88
103
128
131
136
143
DSF DATA (8 BIT)
DSF DATA
(8 BIT)
TO/FROM VIDEO
SIGNAL PROCESS II
BLOCK DIAGRAM
116
123
125
124
123
130
129
128
18
17
16
25
22
23
24
15
59
60
61
READ/WRITE CONTROL
ADDRESS STROBE
DATA STROBE
READ/WRITE
CONTROL
CAMERA CLOCK 2
CAMERA CLOCK 3
ADDRESS
STROBE
DATA STROBE
(9 BIT)
VD
PB V-SYNC
PB H-SYNC
PB V-SYNC
PB H-SYNC
29
41
42
35
39
82
93 146
Y/C
SIGNAL
PROCESS D/D
CON-
VERTER
FCK(13.5MHz) CAMERA CLOCK 2(13.5MHz)
SW
DIGITAL
ZOOM
CONTROL
8
LUMA
TO/FROM
ANALOG VIDEO I/F
BLOCK DIAGRAM
TO EVF
BLOCK DIAGRAM
TO/FROM
SYSTEM CONTROL
BLOCK DIAGRAM
MODE
SELECT
TO/FROM
VIDEO SIGNAL
PROCESS II
BLOCK
DIAGRAM
37
38
39
71
72
64
31
(FROM IC305 (19))
FH2
(FROM IC305 (18))
VD
(FROM IC305 (17))
HD
FH2
VD
HD
126
127
52
VD
HD
76
(TO IC3003 (1))
LUMA
3
15
20
25
R V-REF CONTROL
G V-REF CONTROL
B V-REF CONTROL
17
22
27
REC/PB-C DATA (8 BIT)
REC/PB-Y DATA (8 BIT)
PB-C DATA (4 BIT)
PB-Y DATA (8 BIT)
106
107
108
124
113
55
47
36
37
35
33
41
40
29
30
25
39 40 46 41
42
MODE
SELECT
VCXO
VCO
HD
VD
HD
VD
HD
VD
70
72
BUFFER
5
10
Y
C
Y
C
MICROCONTROLLER
INTERFACE
FREQUENCY
CONVERTER
FILTER
ARTIFICIAL
FRAME
CREATOR
RGB
ENCODER
SW
D/A
D/A
D/A
D/A
D/A
CHROMA
ENCODER
VBID
CAPTION
BLANKING
SYNC
MIX
.
44
SW
SW