N
X
P
S
e
m
ic
o
n
d
u
c
to
rs
Q
u
ic
k
s
ta
rt
Q
u
ic
k
s
ta
rt
A
D
C
1
6
1
0
S
s
e
ri
e
s
(
F
1
o
r
F
2
v
e
rs
io
n
s
)
Q
u
ic
k
s
ta
rt
R
e
v
. 5
—
J
a
n
u
a
ry
2
0
1
1
1
3
o
f 2
8
3.2 ADC1610S setup LVDS/DDR outputs
The
figure 24
below shows an overview of the whole system AHSDC extension module with CMOS outputs configuration for which
connection is straightforward, together with a supply extension module (release A) for the ADC1610S demo-board:
Fig 6. Evaluation set-up measurement with ADC1610S CMOS and HSDC extension module
USB
SPI
MODULE
P
RESENTED CONFIGURATION
. Single-ended clock on CLKP
. 2V
pp
input full scale
. Binary CMOS outputs
C
LOCK SIGNAL
. E.g. 122.88MHz
CLOCK
GENERATOR
R
EFERENCE SIGNAL
. E.g. 170MHz
SIGNAL
GENERATOR
+5V
POWER
SUPPLY
. I = 3.2A
USB
SPI
MODULE
+5V
POWER SUPPLY
. I = 3.2A
