
M451
May. 4, 2018
Page
783
of
1006
Rev.2.08
M4
51
S
E
RI
E
S
T
E
CH
NICA
L RE
F
E
R
E
NC
E
M
A
NU
A
L
I
2
S Status Register (SPI_I2SSTS)
Register
Offset
R/W
Description
Reset Value
SPI_I2SSTS
0x68 R/W
I
2
S Status Register
0x0005_0100
Note:
Not supported in SPI mode.
31
30
29
28
27
26
25
24
Reserved
TXCNT
Reserved
RXCNT
23
22
21
20
19
18
17
16
TXRXRST
Reserved
LZCIF
RZCIF
TXUFIF
TXTHIF
TXFULL
TXEMPTY
15
14
13
12
11
10
9
8
I2SENSTS
Reserved
RXTOIF
RXOVIF
RXTHIF
RXFULL
RXEMPTY
7
6
5
4
3
2
1
0
Reserved
RIGHT
Reserved
Bits
Description
[31]
Reserved
Reserved.
[30:28]
TXCNT
Transmit FIFO Data Count (Read Only)
This bit field indicates the valid data count of transmit FIFO buffer.
[27]
Reserved
Reserved.
[26:24]
RXCNT
Receive FIFO Data Count (Read Only)
This bit field indicates the valid data count of receive FIFO buffer.
[23]
TXRXRST
TX or RX Reset Status (Read Only)
0 = The reset function of TXRST or RXRST is done.
1 = Doing the reset function of TXRST or RXRST.
Note:
Both the reset operations of TXRST and RXRST need 3 system clock 3
peripheral clock cycles. User can check the status of this bit to monitor the reset function is
doing or done.
[22]
Reserved
Reserved.
[21]
LZCIF
Left Channel Zero Cross Interrupt Flag
0 = No zero cross event occurred on left channel.
1 = Zero cross event occurred on left channel.
[20]
RZCIF
Right Channel Zero Cross Interrupt Flag
0 = No zero cross event occurred on right channel.
1 = Zero cross event occurred on right channel.
[19]
TXUFIF
Transmit FIFO Underflow Interrupt Flag
When the transmit FIFO buffer is empty and there is no datum written into the FIFO buffer,
if there is more bus clock input, this bit will be set to 1.
Note:
This bit will be cleared by writing 1 to it.
[18]
TXTHIF
Transmit FIFO Threshold Interrupt Flag (Read Only)
0 = The valid data count within the transmit FIFO buffer is larger than the setting value of
TXTH.
1 = The valid data count within the transmit FIFO buffer is less than or equal to the setting
Содержание ARM Cortex NuMicro M451 Series
Страница 301: ...M451 May 4 2018 Page 301 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL...
Страница 324: ...M451 May 4 2018 Page 324 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL Figure 6 4 18 Checksum Calculation Flow...
Страница 355: ...M451 May 4 2018 Page 355 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL 2 0 Reserved Reserved...
Страница 625: ...M451 May 4 2018 Page 625 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL 00 5 bits 01 6 bits 10 7 bits 11 8 bits...
Страница 721: ...M451 May 4 2018 Page 721 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL the SCL line 1 0 Reserved Reserved...
Страница 1001: ...M451 May 4 2018 Page 1001 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL LQFP 64L 10x10x1 4 mm footprint 2 0 mm 9 2...
Страница 1002: ...M451 May 4 2018 Page 1002 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL LQFP 64L 7x7x1 4 mm footprint 2 0 mm 9 3...
Страница 1003: ...M451 May 4 2018 Page 1003 of 1006 Rev 2 08 M451 SERIES TECHNICAL REFERENCE MANUAL LQFP 48L 7x7x1 4mm footprint 2 0mm 9 4...