©
National Instruments Corporation
3-1
3
Hardware Overview
This chapter presents an overview of the hardware functions on the
NI 6052E.
Figure 3-1 shows a block diagram for the NI PCI/PXI-6052E.
Figure 3-1.
NI PCI/PXI-6052E Block Diagram
Configuration
Memory
Timing
PFI / Trigger
I/O
Connector
6
2
2
RTSI Bus
Digital I/O (8)
16-Bit
Sampling
A/D
Converter
REF
Buffer
+
Programmable
Gain
Amplifier
–
Calibration
Mux
Mux Mode
Selection
Switches
Voltage
REF
Calibration
DACs
8
Calibration
DACs
DAC0
DAC1
DAQ - STC
Analog Input
Timing/Control
Analog Output
Timing/Control
Digital I/O
Trigger
Counter/
Timing I/O
RTSI Bus
Interface
DMA/
Interrupt
Request
Bus
Interface
8
8
AI Control
IRQ
DMA
AO Control
Data
(16)
Trigger Level
DACs
Analog
Trigger
Circuitry
Data (16)
Trigger
EEPROM
Address/Data
Control
Data
(16)
Analog
Input
Control
EEPROM
Control
DMA
Interface
MIO
Interface
DAQ-STC
Bus
Interface
Analog
Output
Control
I/O
Bus
Interface
Address
(5)
Analog
Muxes
PCI/PXI
Bus
DAC
FIFO
ADC
FIFO
MITE
Generic
Bus
Interface
PCI
Bus
Interface