51
Composite Sync Signal Separator
Composite sync signal separator extract Vsync signal from HIN or SOGIN input pin by filtering pulses
which is less than 6us. The output Vsync signal will be widened about 5.5~6.5us. The output Hsync will
be replaced by 2us pulse during Vsync pulse.
The composite sync signal separator can handle H+V and H exclusive OR V signals. Fig. 5 shows the
timig relationship of the extracted H and V sync signals.
If Hsync output do not want to insert pseudo H pulses (EXTRHS signal) during Vsync pulse, set BYPASS
bit can let HOUT pin output waveform same as Hsync input (Note: polarity can be controlled by HOPOL
bit).
Fig.6 Timing relationship of composite sync signal separator
Содержание MultiSync 75F-3
Страница 56: ...DDC Flow Chart 53 ...
Страница 57: ...Master I C Flow Chart 54 ...
Страница 58: ...Master I C restart mode Flow Chart 55 ...
Страница 59: ...Slave I C Flow Chart 56 ...
Страница 61: ...BLOCK DIAGRAM I C bus autosync deflection controller for PC monitors TDA4857 58 ...
Страница 71: ...I C bus autosync deflection controller for PC monitors TDA4857 68 APPLICATION INFORMATION ...
Страница 77: ...74 8 Monolithic triple 13 5nS CRT driver ...
Страница 78: ...75 ...
Страница 79: ...76 ...
Страница 80: ...77 ...
Страница 102: ......
Страница 103: ......
Страница 104: ......