Chapter 3
Hardware Overview
3-2
www.ni.com
Figure 3-1.
PCI/PXI-1407 Block Diagram
Video Buffer
The video buffer provides a 75
Ω
termination for the incoming video signal
and drives the onboard electronics.
Gain and Offset Circuitry
The PCI/PXI-1407 uses programmable gain and offset circuitry to optimize
the input signal range.
8-Bit ADC and LUT
An 8-bit flash ADC digitizes the image, which is passed to a 256-by-8 bit
lookup table (LUT) RAM. You can configure the input LUT to implement
simple imaging operations such as contrast enhancement, data inversion,
gamma manipulation, or other nonlinear transfer functions.
BNC
Trigger
Trigger
Control
CSYNC
Mux
Genlock SYNC
Generator
HSYNC and
VSYNC
PCLK
Acquisition and
Region-of-Interest
Control
Pixel
Aspect Ratio
Correction
BNC
Video
Buffer
Gain and
Offset
8-bit A/D
and LUT
FIFO
PCI Interface
and
Scatter-Gather
DMA Controllers
BNC
Video
CSYNC
PCI Bus
