Microchip Technology AVR-BLE, Руководство пользователя по оборудованию

Страница: 26 / 30

Figure 6-3. AVR-BLE Debugger Schematic
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
D
D
C
C
B
B
A
A
4
of
5
A
V
R
-B
L
E
2020
-01-09
A
V
R
-B
LE
_D
eb
ug
ge
r.S
ch
D
oc
Pr
oj
ec
t T
itle
PC
B
A
ss
em
bl
y
N
um
ber:
PC
B
A
R
ev
is
ion:
Fil
e:
P
C
B
N
um
be
r:
P
C
B
R
ev
ision:
De
sig
n
ed
w
it
h
D
ra
w
n
B
y:
M
ic
ro
ch
ip
N
or
w
ay
Sh
ee
t T
itle
D
eb
ug
ge
r
E
ng
ineer:
T
F
A
08-3038
2
Size
A
3
A
09-3314
3
Pa
ge:
Date:
A
lti
um
.c
om
D
E
B
UG
G
E
R
U
S
B
M
IC
R
O
-B
C
O
N
N
E
C
T
O
R
GN
D
U
SB
D_P
U
SBD_N
100n C102
100n C103
RX TX
U
A
R
T
C
D
C
_
U
A
R
T
1k
R1
00
VCC_DEBUGGER
SR ST
ST
A
T
U
S_
L
ED
SH
IE
L
D
V
B
U
S
VCC_DEBUGGER GND
TP
100
Te
st
po
in
t A
rra
y
1
2
3
4
5
6
7
8
9
1
0
TCK TDO T
M
S
Vsup T
D
I
GND
T
R
ST
SR
ST
V
T
re
f
GND
J100
D
B
G
0
2
1
G
R
E
E
N
L
ED
SM
L
-P12MTT86R
D100
V
B
U
S
1
D
-
2
D
+
3
G
N
D
5
S
H
I
E
L
D
1
6
S
H
I
E
L
D
2
7
I
D
4
S
H
I
E
L
D
3
8
S
H
I
E
L
D
4
9
M
U
-M
B
01
42
A
B2-269
J101
P
A
D
3
3
P
A
0
0
1
P
A
0
1
2
P
A
0
2
3
P
A
0
3
4
GN D
10
VD DA NA
9
P
A
0
4
5
P
A
0
5
6
P
A
0
6
7
P
A
0
7
8
PA 08
11
PA 09
12
PA 10
13
PA 11
14
PA 14
15
PA 15
16
P
A
1
6
1
7
P
A
1
7
1
8
P
A
1
8
1
9
P
A
1
9
2
0
P
A
2
2
2
1
U
S
B
_
S
O
F
/
P
A
2
3
2
2
U
S
B
_
D
M
/
P
A
2
4
2
3
U
S
B
_
D
P
/
P
A
2
5
2
4
PA 27
25
RE SE TN
26
PA 28
27
GN D
28
VD DC OR E
29
VD DI N
30
SW DC LK /P A3 0
31
SW DI O/ PA 31
32
SA
M
D
21
E
18
A
-MU
T
U100
U
SBD_P
U
SBD_N
1u
C1
01
VC
C_MCU_CORE
VCC_DEBUGGER
VCC_DEBUGGER
GND
GND
GND
GND
D
B
G
2
S1
_0_TX
S0
_2_TX
D
A
C
V
T
G
_A
DC
R
E
SE
R
VED
S0
_3
_C
L
K
DB G0_ CT RL
C
D
C
_T
X
_C
T
R
L
B
OOT
D
E
B
U
G
G
E
R
P
O
W
E
R
/S
T
A
T
U
S
L
E
D
1k
R10
4
D
B
G
1
DB G1_ CT RL
RE G_E NA BL E
100 k
R10 1
100 k
R10 2
SW
C
L
K
100 k
R10 9
GND
SR ST
D
E
BU
G
G
E
R
T
E
S
T
P
O
IN
T
DB G2_ CT RL
C
D
C
_R
X
_C
T
R
L
100 k
R10 6
SW
C
L
K
DB G2_ GP IO
VB US_ AD C
VT G_A DC
ID
_S
Y
S
VTG_
EN
V
B
U
S_
A
DC
SW
D
IO
SW
D
IO
GN
D
VOFF
VCC_DEBUGGER
330R
R107
330R
R105
330R
R103
C
ro
ss
in
g RX/
TX here!
DBG0 DBG2
S1_1_RX S0_0_RX
DBG1
D
B
G
3
GND
D
B
G
3_
C
T
R
L
1
2 3
D
M
N
65
D
8L
FB
Q100
N
.M
.
1k
R108
N
.M
.
D
B
G
3_
C
T
R
L
D
B
G
3
O
P
E
N
DR
AI
N
Sign
al
D
B
G
0
D
B
G
1
D
B
G
2
D
B
G
3
UP
DI
Inter
fa
ce
U
PD
I
G
PI
O
G
PI
O
(R
E
SET)
C
D
C
T
X
C
D
C
R
X
U
A
R
T
R
X
U
A
R
T
T
X
T
A
R
G
E
T
VC
C
-
MC36
213
F100
V
C
C
_V
B
U
S
Ta
rg
et and de
bugg
er
VC
C
is
the
s
am
e.
330R
R
110
330R
R
11
1
1
2
3
D
M
N
65
D
8L
F
B
Q
102
1
2
3
D
M
N
65
D
8L
F
B
Q101
VCC_DEBUGGER
VCC_DEBUGGER
100 k
R11 2
VCC_DEBUGGER
VCC_DEBUGGER
100 k
R11 3
10
0k
R
114 N
.M
.
1
2
3
D
M
N
65
D
8L
FB
Q103
VCC_DEBUGGER
VCC_DEBUGGER
100 k
R11 5
GND
D
EBUG
GER
Pr
og
ra
m
m
in
g
co
nn
ec
to
r
for fact
ory prog
ra
m
m
in
g
of the D
ebugg
er
Appendix
©
2020 Microchip Technology Inc.
User Guide
DS50002956A-page 26