MT3620
Hardware User Guide
MediaTek Confidential
©
2020 MediaTek Inc.
Page 8 of 40
This document contains information that is proprietary to MediaTek Inc. Unauthorized reproduction or disclosure
of this information in whole or in part is strictly prohibited.
5.2
Block Diagram
Clock
generation
PMU
SWD, SWO
dual channel
flash controller
e-fuse
4kb
N9 core
ILM/DLM
SRAM/ROM
Firewalls
dual-band
Wi-Fi RF
Wi-Fi baseband
Wi-Fi MAC
Wi-Fi PSE
Wi-Fi RF
SRAM
Wi-Fi subsystem
Application processor subsystem
RTC
UART x 2
PWM/counter
UART x 2
UART/SPI/I2C
up to x76/x12/x6
x5
ADC
UART x 2
I2S
x2
I/O peripherals
Cortex-M4F
I/O subsystems
DMA
TCM / cache
192kB
ARM Cortex-
M4F core
SRAM
64kB
x2
e-fuse
4kb
Mailboxes
Pluton security subsystem
Pluton engine
TCM 128kB
ARM Cortex
M4F core
DMA
L2 cache
256kB
ARM Cortex-A7 core with NEON/FPU
SRAM
4MB
Trust Zone
DMA
e-fuse
4kb
L1 cache
I:64kB / D:32kB
x8
serial flash
serial flash
64kB ROM
Recovery
UART
Service UART
Dedicated
GPIO/UART
UART x 2
GPIO
x12/x6
up to x72
Figure 5-1 MT3620 Block Diagram