3-9
6. AK5358
• PIN CONFIGURATION
CKS1
VCOM
VD
DGND
AINR
AINL
AGND
VA
Top View
8
7
6
5
4
3
2
1
9
10
11
12
13
14
15
16
DIF
PDN
LRCK
MCLK
SCLK
CKS2
CKS0
SDTO
• BLOCK DIAGRAM
Modulator
MCLK
AINL
LRCK
SCLK
SDTO
DIF
VCOM
Clock Divider
AINR
AGND
VA
Decimation
Filter
Serial I/O
Interface
Voltage Reference
CKS1
DGND
VD
CKS2
Modulator
Decimation
Filter
PDN
CKS0
Copyright © 2007 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only